Article Van der Waals polarity-engineered 3D integration of 2D complementary logic

Yimeng Guo ; Jiangxu Li ; Xuepeng Zhan ; Chunwen Wang ; Min Li ; Biao Zhang ; Zirui Wang ; Yueyang Liu ; Kaining Yang ; Hai Wang ; Wanying Li ; Pingfan Gu ; Zhaoping Luo ; Yingjia Liu ; Peitao Liu ; Bo Chen ; Kenji Watanabe SAMURAI ORCID (National Institute for Materials Science) ; Takashi Taniguchi SAMURAI ORCID (National Institute for Materials Science) ; Xing-Qiu Chen ; Chengbing Qin ; Jiezhi Chen ; Dongming Sun ; Jing Zhang ; Runsheng Wang ; Jianpeng Liu ; Yu Ye ; Xiuyan Li ; Yanglong Hou ; Wu Zhou ; Hanwen Wang ; Zheng Han

s41586-024-07438-5.pdf
Download file (15.7 MB)
Download as zip (14.8 MB)
Collection

Citation
Yimeng Guo, Jiangxu Li, Xuepeng Zhan, Chunwen Wang, Min Li, Biao Zhang, Zirui Wang, Yueyang Liu, Kaining Yang, Hai Wang, Wanying Li, Pingfan Gu, Zhaoping Luo, Yingjia Liu, Peitao Liu, Bo Chen, Kenji Watanabe, Takashi Taniguchi, Xing-Qiu Chen, Chengbing Qin, Jiezhi Chen, Dongming Sun, Jing Zhang, Runsheng Wang, Jianpeng Liu, Yu Ye, Xiuyan Li, Yanglong Hou, Wu Zhou, Hanwen Wang, Zheng Han. Van der Waals polarity-engineered 3D integration of 2D complementary logic. Nature. 2024, 630 (8016), 346-352. https://doi.org/10.1038/s41586-024-07438-5

Description:

(abstract)

Vertical three-dimensional integration of two-dimensional (2D) semiconductors holds great promise, as it offers the possibility to scale up logic layers in the z axis1,2,3. Indeed, vertical complementary field-effect transistors (CFETs) built with such mixed-dimensional heterostructures4,5, as well as hetero-2D layers with different carrier types6,7,8, have been demonstrated recently. However, so far, the lack of a controllable doping scheme (especially p-doped WSe2 (refs. 9,10,11,12,13,14,15,16,17) and MoS2 (refs. 11,18,19,20,21,22,23,24,25,26,27,28)) in 2D semiconductors, preferably in a stable and non-destructive manner, has greatly impeded the bottom-up scaling of complementary logic circuitries. Here we show that, by bringing transition metal dichalcogenides, such as MoS2, atop a van der Waals (vdW) antiferromagnetic insulator chromium oxychloride (CrOCl), the carrier polarity in MoS2 can be readily reconfigured from n- to p-type via strong vdW interfacial coupling. The consequential band alignment yields transistors with room-temperature hole mobilities up to approximately 425 cm2 V−1 s−1, on/off ratios reaching 106 and air-stable performance for over one year. Based on this approach, vertically constructed complementary logic, including inverters with 6 vdW layers, NANDs with 14 vdW layers and SRAMs with 14 vdW layers, are further demonstrated. Our findings of polarity-engineered p- and n-type 2D semiconductor channels with and without vdW intercalation are robust and universal to various materials and thus may throw light on future three-dimensional vertically integrated circuits based on 2D logic gates.

Rights:

Keyword: Polarity Engineering of 2D Semiconductors, Vertically Integrated Logic Circuits, van der Waals Interfacial Coupling

Date published: 2024-06-13

Publisher: Springer Science and Business Media LLC

Journal:

  • Nature (ISSN: 00280836) vol. 630 issue. 8016 p. 346-352

Funding:

Manuscript type: Publisher's version (Version of record)

MDR DOI:

First published URL: https://doi.org/10.1038/s41586-024-07438-5

Related item:

Other identifier(s):

Contact agent:

Updated at: 2025-08-02 08:30:31 +0900

Published on MDR: 2025-08-02 08:17:30 +0900

Filename Size
Filename s41586-024-07438-5.pdf (Thumbnail)
application/pdf 		Size 15.7 MB Detail