Journal article Characterization of Interface States in CVD Monolayer MoS 2 /Al 2 O 3 MOS Capacitors via the Conductance Method
Shiho Nakamura (author) (Search by this author)
ORCID ;
Zaoyang Lin (author) (Search by this author)
;
Daiki Tsuruoka (author) (Search by this author)
;
Takahiko Endo (author) (Search by this author)
;
Xiao Yu (author) (Search by this author)
ORCID ;
Tsung-En Lee (author) (Search by this author)
ORCID ;
Yasumitsu Miyata (author) (Search by this author)
ORCID ;
Nobuyuki Aoki (author) (Search by this author)
;
Mengnan Ke (author) (Search by this author)
ORCID
Collection

Citation
Shiho Nakamura, Zaoyang Lin, Daiki Tsuruoka, Takahiko Endo, Xiao Yu, Tsung-En Lee, Yasumitsu Miyata, Nobuyuki Aoki, Mengnan Ke. Characterization of Interface States in CVD Monolayer MoS 2 /Al 2 O 3 MOS Capacitors via the Conductance Method. IEEE Electron Device Letters. 2026, 47 (9), 1720-1723. https://doi.org/10.1109/led.2026.3708092

Description:

(abstract)

MoS2 is one of the transition metal dichalcogenides that has been extensively studied as a next-generation semiconductor material due to its high carrier mobility in the monolayer limit. However, the atomically thin nature of MoS2 poses challenges for capacitance characteristics measurements by metal-oxide-semiconductor (MOS) capacitors, leading to limited research on the characteristics of their interfaces. In this study, we fabricated MOS capacitors with different device areas using a monolayer MoS2 synthesized by chemical vapor deposition and a high-k dielectric, Al2O3 insulator deposited by atomic layer deposition and performed the capacitance measurement. We found that increasing the area of the devices led to more significant frequency-dispersion due to increased channel resistance within the MoS2. Importantly, we propose for the first time the use of the ring-shaped capacitor conductance method to extract interface trap densities on the order of 1012 eV-1 cm-2 from devices with different areas, indicating that under the present measurement conditions, series and channel resistances do not significantly affect the extraction of interface trap density. Our results provide valuable insights into the interface properties of MOS structures incorporating monolayer MoS2, which are essential for advancing the development of two-dimensional semiconductor devices.

Rights:

  • In Copyright

    © 2026 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Keyword: MoS2 MOS Capacitors

Date published: 2026-07-03

Publisher: Institute of Electrical and Electronics Engineers (IEEE)

Journal:

  • IEEE Electron Device Letters (ISSN: 07413106) vol. 47 issue. 9 p. 1720-1723

Funding:

Manuscript type: Author's version (Accepted manuscript)

MDR DOI: https://doi.org/10.48505/nims.8672

First published URL: https://doi.org/10.1109/led.2026.3708092

Related item:

Other identifier(s):

Contact agent:

Updated at: 2026-10-21 08:30:20 +0900

Published on MDR: 2026-10-20 18:29:39 +0900

Filename Size
Filename final.pdf (Thumbnail)
application/pdf
Size 1.42 MB Detail