Dataset: Silicon–van der Waals heterointegration for CMOS-compatible logic-in-memory design

Filename: Lee et al., 2023, Silicon – van der Waals heterointegration for CMOS- compatible logic-in-memory design.pdf (サムネイル) Download

Content type: application/pdf

Size: 1.24MB

Checksum: e929dd536dde792cd7e88d149b8a978a

戻る