

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

1 **Self-aligned gate electrode for hydrogen-terminated diamond field-effect transistors**
2 **with a hexagonal boron nitride gate insulator**

3 Yosuke Sasama,^{1, a)} Takuya Iwasaki,² Mohammad Monish,² Kenji Watanabe,³
4 Takashi Taniguchi,² and Yamaguchi Takahide^{2,4}

5 ¹⁾*International Center for Young Scientists, National Institute for Materials Science,*
6 *Tsukuba 305-0044, Japan*

7 ²⁾*Research Center for Materials Nanoarchitectonics, National Institute for Materials*
8 *Science, Tsukuba 305-0044, Japan*

9 ³⁾*Research Center for Electronic and Optical Materials,*
10 *National Institute for Materials Science, Tsukuba 305-0044,*
11 *Japan*

12 ⁴⁾*University of Tsukuba, Tsukuba 305-8571, Japan*

13 Diamond electronic devices have garnered significant interest owing to their excellent
14 semiconducting properties. We recently demonstrated that excluding surface-transfer
15 doping results in enhanced carrier mobility and a normally off behavior in diamond
16 field-effect transistors (FETs) with a hexagonal boron nitride (h-BN) gate insula-
17 tor. In our previous study, the gate electrode was overlapped onto the source/drain
18 electrodes to prevent the increase in access resistance caused by the exclusion of the
19 surface-transfer doping. However, it is known that gate overlap increases parasitic
20 capacitance and gate leak current. In this study, we developed a technique for self-
21 aligning the gate electrode with the edge of h-BN using oblique-angle deposition. The
22 diamond FET with self-aligned gate electrode exhibits optimal FET characteristics,
23 including high mobility of $\approx 400 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, low sheet resistance of $2.4 \text{ k}\Omega$, and out-
24 put characteristics demonstrating pinch-off behavior. Furthermore, the capacitance-
25 voltage characteristics clearly indicate distinct ON and OFF states, validating the
26 efficacy of this technique. This method enables the fabrication of diamond/h-BN
27 FETs with no gate overlap and without increasing the access resistance, making it
28 promising approach for developing high-speed, low-loss diamond FETs with a wide
29 application scope.

^{a)}SASAMA.Yosuke@mims.go.jp

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

30 Diamond, a wide-gap semiconductor with excellent properties such as a high mobility,
31 high breakdown electric field, and high thermal conductivity, is a promising electronic ma-
32 terial. Recently, research on diamond electric devices such as field-effect transistors (FETs)
33 has gained momentum. Diamond FETs are primarily fabricated on hydrogen-terminated
34 diamond surfaces, because the hydrogen-termination-mediated upward shift in the valence
35 band (VB) of diamond allows the incorporation of hole carriers¹. Owing to this upward
36 shifted VB, atmospheric adsorbates², acidic gases³ (such as NO₂), and solid insulators⁴
37 with a high electron affinity (such as V₂O₅) can be used as surface acceptors for hydrogen-
38 terminated diamonds. Electrons in the VB of a hydrogen-terminated diamond migrate to
39 these surface acceptors, resulting in the formation of a two-dimensional hole gas, and this
40 process is called surface-transfer doping. Hydrogen-terminated diamond FETs fabricated
41 by surface-transfer doping exhibit high-temperature operations⁵ at 400°C, high breakdown
42 source-drain voltage⁶ exceeding 2000 V, high drain current density⁷ of 1.3 Amm⁻¹, high-
43 frequency operation⁸ with high cut-off frequency of 70 GHz, and operation under radiation⁹.
44 However, ionized surface acceptors limit the mobility of diamond FETs¹⁰.

45 In our previous studies, we fabricated hydrogen-terminated diamond FETs with a reduced
46 surface acceptor density to achieve mobility enhancement. First, we fabricated the FETs
47 using single-crystalline hexagonal boron nitride (h-BN) as the gate insulator to reduce the
48 density of insulator defects, which could act as acceptor states. The FET showed a relatively
49 high channel mobility of approximately 300 cm²V⁻¹s⁻¹.^{11,12} Next, FETs were fabricated
50 using an air-free process, wherein the hydrogen-terminated surface was not exposed to air, to
51 reduce the density of surface acceptors originating from air adsorbates, and a high channel
52 mobility of 680 cm²V⁻¹s⁻¹ was observed, which resulted in the lowest minimum channel
53 sheet resistance of 1.4 kΩ reported to date for hydrogen-terminated diamond FETs. Our
54 results show that surface-transfer doping is not necessary for the operation of hydrogen-
55 terminated diamond FETs and that reducing the density of surface acceptors can improve
56 the performance of diamond FETs.¹³

57 In diamond FETs with a h-BN gate insulator¹³, the gate electrode overlaps with
58 source/drain electrodes (Fig. 1a) to eliminate the access region. We fabricated the FETs
59 on IIa-type hydrogen-terminated diamonds with a low surface-acceptor density. If the gate
60 electrode does not overlap with the source/drain electrodes, as shown in Fig. 1b, then
61 the on-resistance of the FET is high owing to the high access resistance. To prevent this

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

62 phenomenon, we used FET structures with gate overlap. However, such structures exhibit
63 certain shortcomings: 1) A large parasitic capacitance that renders the FET unsuitable for
64 high-speed operations; 2) a large gate leak current that limits carrier density; 3) the h-BN
65 layer may detach from the diamond surface near the source and drain electrodes, thereby
66 reducing the gate-bias effect near the electrodes; and 4) h-BN lattice distortions that occur
67 near the electrodes reduce the breakdown gate voltage.

68 Figure 1c shows the desirable FET structures for mitigating these limitations: 1) The
69 gate electrode should extend to the edge of h-BN, and 2) the surface of the access region
70 should be hydrogen-terminated to allow surface-transfer doping. However, fabricating such
71 a structure using standard lithography techniques is challenging because of the inevitable
72 electrode misalignment caused by the lithographic alignment accuracy. Although h-BN may
73 be dry-etched using the gate electrode as a mask to avoid misalignment of h-BN and the gate
74 electrode, dry etching may damage the edges of h-BN and the hydrogen-terminated surface
75 of the access region, potentially causing a high gate leakage current and access resistance.

76 In this study, we developed a method to induce self-alignment of the gate electrode
77 with the source/drain electrodes for fabricating a desirable device. A hydrogen-terminated
78 diamond was laminated with an h-BN thin film, onto which Pd was deposited at an angle of
79 45° (Fig. 2a). Here, the tilt angle is defined as an angle between the direction of evaporated
80 Pd and the normal direction to the diamond substrate. Because h-BN functioned as a
81 mask during the deposition, the deposited Pd film was disconnected near the edge of h-BN
82 (Fig. 2a). The Pd films deposited on h-BN and the diamond were used as the gate and
83 source/drain electrodes, respectively. We leveraged the surface conductivity induced by the
84 surface-transfer doping in the access region, and Pd was used to form good ohmic contacts
85 with the hydrogen-terminated diamond¹⁴⁻¹⁶.

86 Before fabricating the FET structure, we confirmed the occurrence of disconnection of
87 the Pd film near the h-BN edges owing to the oblique-angle deposition. We used an oxygen-
88 terminated IIa diamond substrate that did not exhibit electrical conduction. After trans-
89 ferring a 35-nm-thick h-BN layer, a 20-nm-thick Pd layer was deposited at an angle of 45° .
90 Figure 2b shows the scanning electron microscopy (SEM) image of the deposited Pd film;
91 h-BN is shown in the left half of the SEM image, and a 67-nm gap is visible between the
92 deposited Pd films. This gap is wider than that expected from the deposited thicknesses
93 of the h-BN and Pd films. Although the underlying mechanism for this wide gap remains

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

94 obscure, it may be attributed to the ability of the Pd film deposited on h-BN to also function
95 as a mask. The measured electrical resistance between the Pd film on h-BN (left side of the
96 SEM image) and that on the diamond substrate (right side of the SEM image) exceeded 1
97 $G\Omega$, confirming the disconnected state of the Pd film.

98 Hydrogen-terminated diamond FETs with self-aligned gate electrodes were fabricated
99 using an oblique-angle deposition technique. The fabrication process is as follows: We used
100 Ila-type (111) single-crystalline diamond substrate (purchased from Technological Institute
101 for Superhard and Novel Carbon Materials (TISNCM)), same as our previous studies¹¹⁻¹³.
102 First, the diamond substrate was cleaned using an organic solvent (isopropyl alcohol and
103 acetone) and a hot mixed acid (nitric acid:sulfuric acid = 1:3, 200°C). The diamond surface
104 was terminated with hydrogen via hydrogen annealing and plasma treatment in a chemical
105 vapor deposition (CVD) chamber. Hydrogen annealing were performed at an H₂ gas flow
106 rate of 500 sccm, a pressure of 80 Torr, and a temperature of 650°C for 35 min. The hydrogen
107 plasma treatment was conducted at a microwave power of 300 W, an H₂ gas flow rate of 500
108 sccm, a pressure of 30 Torr, and a stage temperature of 600°C for 10 min. The hydrogen-
109 terminated diamond substrate was then transferred from the CVD chamber to an Ar-gas-
110 filled glove box under vacuum using a vacuum suitcase to avoid air exposure. Subsequently,
111 the hydrogen-terminated diamond surface was laminated with a single-crystalline h-BN thin
112 film inside the glove box (Fig. 3a). The h-BN film fabricated in this study had a thickness
113 of 16 nm, with 32-nm-thick folded region near the edge, and functioned as a gate insulator.
114 To transfer the h-BN film, first, single-crystalline h-BN was cleaved using a Scotch tape
115 and transferred onto a Si/SiO₂ substrate; then, the cleaved h-BN was picked-up from the
116 substrate using a viscoelastic polymer stamp and transferred onto a hydrogen-terminated
117 diamond surface using a process similar to that used in previous studies^{17,18}. Unlike the
118 gel-sheet-based dry transfer method, which was used in our previous study¹³, the pick-
119 up method¹⁹ is useful for avoiding the formation of hydrocarbon-containing contamination
120 bubbles at the interface. Huang et al. recently fabricated diamond/h-BN heterostructures
121 using this pick-up method²⁰. In our previous study, diamond was laminated with h-BN
122 at room temperature¹³, whereas in this study, this process was conducted at 110°C. We
123 heated the diamond substrate during the lamination process to desorb impurities and thus
124 reduce the density of impurities at the diamond/h-BN interface. However, heating the
125 diamond may have heated the polymer holding h-BN, and impurities desorbed from the

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

126 heated polymer may have contaminated the diamond/h-BN interface. After the transfer
 127 of h-BN, the sample was annealed at 200°C for 3 h in a glove box. The source/drain and
 128 self-aligned gate electrodes were simultaneously fabricated by depositing a 20-nm-thick Pd
 129 layer at an angle of 45° with electron-beam lithography and lift-off process. (Fig. 3b) Then,
 130 h-BN was etched into a Hall bar shape. h-BN etching was performed using the capacitively
 131 coupled plasma reactive ion etching method at a radiofrequency power of 35 W, a pressure
 132 of 10 Pa, and N₂, CHF₃, and O₂ gas flow rates of 96, 2, and 2 sccm, respectively. The
 133 diamond surface underwent oxygen termination, except the region under h-BN—the access
 134 region—and the electrodes, for device isolation (Fig. 3c). Subsequently, 30-nm-thick Al₂O₃
 135 was deposited by atomic layer deposition at 120°C to passivate the device and was wet-
 136 etched using diluted tetramethylammonium hydroxide to form through-holes for electrical
 137 measurements. Finally, Ti(10 nm)/Au(100 nm) was deposited as a gate contact. (Fig.
 138 3d) Through these processes, a hydrogen-terminated diamond FET with a self-aligned gate
 139 electrode was fabricated, as shown in Fig. 3e. We used a gated Hall bar structure to evaluate
 140 the mobility and carrier density accurately through Hall effect measurements.

141 Figure 4a shows the output characteristics of an FET with a self-aligned gate electrode.
 142 The FET exhibits p-type operation; the drain current density increases under negative
 143 gate voltages. Although the device has a long gate length of 25 μm, a relatively high
 144 maximum drain current density of ≈30 mAmm⁻¹ is obtained. Figure 4b shows the transfer
 145 characteristics. The sheet conductance was measured using the four-probe method, in which
 146 current flows between the source and drain electrodes (electrodes Nos. 2 and 5 in Fig. 3e),
 147 and the voltage drop between the voltage probes (electrodes Nos. 3 and 4 in Fig. 3e)
 148 was measured. The measurement was carried out with a drain current of less than 10 nA
 149 (by applying a voltage of 100 mV through a 10 MΩ series resistor). The maximum sheet
 150 conductance was 4.1×10⁻⁴ S. This corresponds to the sheet resistance of 2.4 kΩ. This
 151 minimum sheet resistance is lower than those of most diamond FETs reported to date.

152 The resistances measured using the four- and two-probe configurations were used to
 153 evaluate the contact resistances (R_{cS} and R_{cD}) at the source and drain electrodes normalized
 154 by the channel width (W_G):

$$(R_{cS} + R_{cD})W_G = [R_{2p} - (L_G/L_p)R_{4p}]W_G; \quad (1)$$

155 here, R_{4p} and R_{2p} are the resistances measured using the four- and two-probe configurations,

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

156 respectively; L_G is the channel length; and L_P is the distance between the voltage probes.
 157 The normalized contact resistance $((R_{cS} + R_{cD})W_G)$ of the FET is evaluated to be $50 \Omega\text{mm}$
 158 with an applied gate voltage of -6 V . This contact resistance includes the access resistance.
 159 This value was larger than $5\sim 15 \Omega\text{mm}$ of the contact resistance of the TiC electrodes formed
 160 by Ti/Pt deposition and subsequent annealing in our previous FETs¹³, and $1.74 \Omega\text{mm}$ for Au
 161 electrode²¹. The larger contact resistance of Pd was also observed in previous reports^{15,16} and
 162 may be caused by physisorbed molecules¹⁶ which reduce the work function of the deposited
 163 Pd film. Depositing Pd in ultra-high vacuum could suppress the reduction of work function
 164 and decrease the contact resistance. The contact resistance increases at lower temperatures,
 165 but is still $440 \Omega\text{mm}$ at 4.4 K with applied gate voltage of -6 V . This indicates that the Pd
 166 electrodes functioned even at low temperatures. In this study, carriers in the access region
 167 were introduced using air adsorbates. Access resistance may be reduced by increasing the
 168 carrier density in the access region through NO_2 gas exposure or V_2O_5 deposition²².

169 Figure 4c shows the capacitance–voltage (C–V) characteristics measured with an AC
 170 amplitude of 50 mV across various gate voltages and frequencies. During the C-V measure-
 171 ments, the five electrodes of the Hall bar were shorted to avoid the estimate of the insulator
 172 capacitance being affected by parasitic capacitances, as discussed below. Initially, the ca-
 173 pacitance between the five electrodes and gate was measured at frequencies ranging from
 174 1 kHz to 1 MHz with V_{GS} set to 0 V . Subsequently, similar measurements were performed
 175 with an applied gate voltage ranging from -6 V to 6 V in steps of 0.5 to 1 V . The capacitance
 176 was normalized to the area of the gate electrode ($117 \mu\text{m}^2$). In the ON state regime, the
 177 measured capacitance at $V_{GS} = -6 \text{ V}$ is $0.24 \mu\text{Fcm}^{-2}$ and remains nearly constant upto V_{GS}
 178 $= 0 \text{ V}$. However, during the transition from the ON to OFF state, the capacitance decreases
 179 and becomes $\approx 0.07 \mu\text{Fcm}^{-2}$ at $V_{GS} = 2 \text{ V}$, which stays nearly unchanged thereafter. It
 180 may be mentioned here that the OFF-state capacitance is the parasitic capacitance between
 181 the five electrodes and gate, while the ON-state capacitance is the sum of the parasitic and
 182 insulator (h-BN) capacitances. Therefore, the capacitance of h-BN can be calculated by
 183 subtracting the OFF-state capacitance from the ON-state capacitance, which is found to
 184 be $0.17 \mu\text{Fcm}^{-2}$. Since the thickness of h-BN is 16 nm , the dielectric constant of h-BN
 185 is calculated to be $3.2\epsilon_0$ (ϵ_0 is the permittivity in vacuum), which is in good agreement
 186 with those reported in previous studies²³. Here, the capacitance in the two-folded regions
 187 ($13 \mu\text{m}^2$) is considered to be half of that in the non-folded region. It is noteworthy that

188 obtaining an accurate estimate of h-BN capacitance is challenging if the five electrodes are
 189 not shorted and the capacitance is measured between gate and only one of the Hall bar
 190 electrodes. This difficulty arises because, in the OFF-state, the measured capacitance pri-
 191 marily consists of the parasitic capacitance between gate and the Hall-bar electrode, while
 192 in the ON-state, capacitance includes the parasitic capacitances between gate and the other
 193 Hall-bar electrodes²⁴.

194 The carrier density of the FET was evaluated through Hall-effect measurements with
 195 magnetic field sweeping between -1 and 1 T. Here, current flows between electrodes Nos. 2
 196 and 5 in Fig. 3e, and the Hall voltage between electrodes Nos. 1 and 3 and the longitudinal
 197 voltage between electrodes Nos. 3 and 4 are measured. Figure 4d shows the gate voltage
 198 dependence of the carrier density obtained from the Hall effect measurements. The carrier
 199 density increased linearly with the gate voltage, and the maximum sheet carrier density
 200 reached $6.5 \times 10^{12} \text{ cm}^{-2}$. Linear fitting of this curve reveals the threshold voltage as $\approx 0.3 \text{ V}$.
 201 Unlike our previous study¹³, the FET operated in the normally on mode. This normally on
 202 operation can be ascribed to two primary mechanisms. The first reason is that the material
 203 of gate electrode differs from our previous studies¹³. Pd was used for gate electrode in this
 204 study, while graphite was used for gate electrode in our previous study¹³. The work function
 205 of Pd (5.1 eV)²⁵ is higher than that of graphite (4.7 eV)²⁶, which induces a positive shift in
 206 the threshold voltage. Second, the density of the charged impurities at the diamond/h-BN
 207 interface was higher than that observed in our previous study. According to the equation²⁷

$$V_{\text{th}} = -\frac{e(n_{\text{depl}} - n_{\text{ic}})t_{\text{hBN}}}{\epsilon_{\text{hBN}}} + \psi_{\text{s}}(p_{2\text{D}} \rightarrow 0) + \phi_{\text{ms}}, \quad (2)$$

208 the measured threshold voltage (V_{th}) corresponds to a net sheet density of $1 \times 10^{12} \text{ cm}^{-2}$ for
 209 the negative charges at the interface. Here, n_{depl} is the sheet density of the fixed charge in the
 210 depletion layer; n_{ic} is the net sheet density of the interface negative charge; $\psi_{\text{s}}(p_{2\text{D}} \rightarrow 0)$ (< 0)
 211 is the surface potential at the limit of the low-hole sheet density ($p_{2\text{D}}$); $e\phi_{\text{ms}} = e\phi_{\text{m}} - e\phi_{\text{s}}$ (\approx
 212 4.8 eV) is the difference between the work function ($e\phi_{\text{m}} \approx 5.1 \text{ eV}$)²⁵ of the Pd gate and
 213 that ($e\phi_{\text{s}} \approx 0.3 \text{ eV}$)^{13,28} of the hydrogen-terminated surface; and n_{depl} and ψ_{s} are calculated
 214 using the Schrödinger and Poisson equations for a given $p_{2\text{D}}$ with N_{D} (nitrogen) = 500 ppb
 215 and N_{A} (boron) = 7 ppb. The negative charge density of $1 \times 10^{12} \text{ cm}^{-2}$ is higher than that
 216 in our previous study¹³ ($4 \times 10^{11} \text{ cm}^{-2}$). We believe that the charged impurities originate
 217 from those desorbed from the polymer holding h-BN; as mentioned before, this polymer is

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

218 heated during the transfer of h-BN. Notably, the normally on mode cannot be attributed to
 219 the unintentional contamination of boron in diamond. In the transfer characteristics shown
 220 in Fig. 4b, the conductance decreases to almost zero at a positive gate voltage, whereas
 221 boron-contamination-induced conductance should have a finite value.

222 Figure 4e shows the gate voltage dependence of the mobility. Evidently, the Hall mobility,
 223 effective mobility ($\mu_{\text{eff}} = \frac{t_{\text{hBN}}}{\epsilon_{\text{hBN}}} \frac{\sigma}{|V_{\text{GS}} - V_{\text{th}}|}$), and field-effect mobility ($\mu_{\text{FE}} = \frac{t_{\text{hBN}}}{\epsilon_{\text{hBN}}} \left| \frac{\partial \sigma}{\partial V_{\text{GS}}} \right|$) are almost
 224 consistent; here t_{hBN} and ϵ_{hBN} are the thickness and dielectric constant of h-BN, respectively;
 225 ϵ_{hBN} is $3.2\epsilon_0$ as mentioned before; V_{GS} and V_{th} denote the gate and threshold voltages,
 226 respectively; and σ is the sheet conductance (Fig. 4b). The maximum mobility (≈ 400
 227 $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$) is relatively high (Fig. 4e). However, this value was slightly lower than that
 228 in our previous study¹³ possibly owing to the slightly high density of charged impurities at
 229 the diamond/h-BN interface. We believe that this discrepancy can be mitigated by further
 230 improving the h-BN transfer technique; for instance, the impurities in the polymer holding
 231 h-BN may be desorbed by annealing the polymer in a glove box before use.

232 In this study, we developed a method for fabricating gate electrodes that self-align with
 233 the source/drain electrodes by depositing Pd at an angle of 45° . During the oblique-angle
 234 deposition, the h-BN gate insulator acted as a mask, allowing simultaneous fabrication of
 235 source/drain electrodes and a self-aligned gate electrode. We fabricated a diamond FET
 236 with a self-aligned gate electrode and obtained good FET characteristics. We envision that
 237 increase in the h-BN thickness and deposition from a larger angle can widen the gap between
 238 the gate and source/drain electrode, thereby allowing the application of high source-drain
 239 voltage and reduction in parasitic capacitance. Although the same material was used for
 240 the source/drain and gate electrodes in this study, the materials of the source/drain and
 241 gate electrodes could be modified by depositing two different metals from different angles.
 242 For example, if a low-work-function metal (such as Al) is deposited at an angle of 70° ,
 243 followed by a high-work-function metal (e.g., Pd, Au) deposited at an angle of 45° , then
 244 we can fabricate an FET with both good ohmic contacts and a normally off operation. We
 245 believe that the method developed in this study for fabricating self-aligned gate electrodes
 246 can contribute to the construction of diamond FETs incorporated with h-BN gate insulators
 247 that can operate at remarkably high speeds.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192

248 **Data availability**

249 The data supporting the findings of this study are available from the corresponding author
250 upon reasonable request.

REFERENCES

- ¹S. J. Sque, R. Jones, and P. R. Briddon, "Structure, electronics, and interaction of hydrogen and oxygen on diamond surfaces," *Physical Review B* **73**, 085313 (2006).
- ²F. Maier, M. Riedel, B. Mantel, J. Ristein, and L. Ley, "Origin of surface conductivity in diamond," *Physical Review Letters* **85**, 3472–3475 (2000).
- ³M. Kasu, "Diamond field-effect transistors for RF power electronics: Novel NO₂ hole doping and low-temperature deposited Al₂O₃ passivation," *Japanese Journal of Applied Physics* **56**, 01AA01 (2017).
- ⁴C. Verona, F. Arciprete, M. Foffi, E. Limiti, M. Marinelli, E. Placidi, G. Prestopino, and G. Verona Rinati, "Influence of surface crystal-orientation on transfer doping of V₂O₅/H-terminated diamond," *Applied Physics Letters* **112**, 181602 (2018).
- ⁵H. Kawarada, H. Tsuboi, T. Naruo, T. Yamada, D. Xu, A. Daicho, T. Saito, and A. Hiraiwa, "C-H surface diamond field effect transistors for high temperature (400 °C) and high voltage (500 V) operation," *Applied Physics Letters* **105**, 013510 (2014).
- ⁶Y. Kitabayashi, T. Kudo, H. Tsuboi, T. Yamada, D. Xu, M. Shibata, D. Matsumura, Y. Hayashi, M. Syamsul, M. Inaba, A. Hiraiwa, and H. Kawarada, "Normally-off C-H diamond MOSFETs with partial C-O channel achieving 2-kV breakdown voltage," *IEEE Electron Device Letters* **38**, 363–366 (2017).
- ⁷K. Hirama, H. Sato, Y. Harada, H. Yamamoto, and M. Kasu, "Diamond field-effect transistors with 1.3A/mm drain current density by Al₂O₃ passivation layer," *Japanese Journal of Applied Physics* **51**, 090112 (2012).
- ⁸X. Yu, J. Zhou, C. Qi, Z. Cao, Y. Kong, and T. Chen, "A high frequency hydrogen-terminated diamond MISFET with f_T/f_{max} of 70/80 GHz," *IEEE Electron Device Letters* **39**, 1373–1376 (2018).
- ⁹T. Masumura, H. Umezawa, T. Yamaguchi, Y. Deguchi, H. Kawashima, T. Makino, N. Hoshikawa, H. Koizumi, and J. H. Kaneko, "Irradiation effects of X-rays up to 3

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0224192

- MGy on hydrogen-terminated diamond MOSFETs,” *Diamond and Related Materials* **135** (2023).
- ¹⁰Y. Sasama, T. Kageura, K. Komatsu, S. Moriyama, J.-i. Inoue, M. Imura, K. Watanabe, T. Taniguchi, T. Uchihashi, and Y. Takahide, “Charge-carrier mobility in hydrogen-terminated diamond field-effect transistors,” *Journal of Applied Physics* **127**, 185707 (2020).
- ¹¹Y. Sasama, K. Komatsu, S. Moriyama, M. Imura, T. Teraji, K. Watanabe, T. Taniguchi, T. Uchihashi, and Y. Takahide, “High-mobility diamond field effect transistor with a monocrystalline h-BN gate dielectric,” *APL Materials* **6**, 111105 (2018).
- ¹²Y. Sasama, K. Komatsu, S. Moriyama, M. Imura, S. Sugiura, T. Terashima, S. Uji, K. Watanabe, T. Taniguchi, T. Uchihashi, and Y. Takahide, “Quantum oscillations in diamond field-effect transistors with a h-BN gate dielectric,” *Physical Review Materials* **3**, 121601(R) (2019).
- ¹³Y. Sasama, T. Kageura, M. Imura, K. Watanabe, T. Taniguchi, T. Uchihashi, and Y. Takahide, “High-mobility p-channel wide-bandgap transistors based on hydrogen-terminated diamond/hexagonal boron nitride heterostructures,” *Nature Electronics* **5**, 37–44 (2022).
- ¹⁴T. Yamaguchi, E. Watanabe, H. Osato, D. Tsuya, K. Deguchi, T. Watanabe, H. Takeya, Y. Takano, S. Kurihara, and H. Kawarada, “Low-temperature transport properties of holes introduced by ionic liquid gating in hydrogen-terminated diamond surfaces,” *Journal of the Physical Society of Japan* **82**, 074718 (2013).
- ¹⁵J. W. Liu, M. Y. Liao, M. Imura, and Y. Koide, “Normally-off HfO₂-gated diamond field effect transistors,” *Applied Physics Letters* **103**, 092905 (2013).
- ¹⁶K. Xing, A. Tsai, S. Rubanov, D. L. Creedon, S. A. Yianni, L. Zhang, W.-C. Hao, J. Zhuang, J. C. McCallum, C. I. Pakes, and D.-C. Qi, “Palladium forms ohmic contact on hydrogen-terminated diamond down to 4K,” *Applied Physics Letters* **116** (2020).
- ¹⁷F. Pizzocchero, L. Gammelgaard, B. S. Jessen, J. M. Caridad, L. Wang, J. Hone, P. Boggild, and T. J. Booth, “The hot pick-up technique for batch assembly of van der waals heterostructures,” *Nat Commun* **7**, 11894 (2016).
- ¹⁸T. Iwasaki, K. Endo, E. Watanabe, D. Tsuya, Y. Morita, S. Nakaharai, Y. Noguchi, Y. Wakayama, K. Watanabe, T. Taniguchi, and S. Moriyama, “Bubble-free transfer technique for high-quality graphene/hexagonal boron nitride van der waals heterostructures,”

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0224192

- ACS Appl Mater Interfaces **12**, 8533–8538 (2020).
- ¹⁹W. Dong, Z. Dai, L. Liu, and Z. Zhang, “Toward clean 2D materials and devices: Recent progress in transfer and cleaning methods,” *Adv Mater*, e2303014 (2023).
- ²⁰Y. Huang, J. Xiao, R. Tao, Z. Liu, Y. Mo, X. Yu, Z. Cao, Y. Wu, Z. Li, H. Wang, and L. Wang, “High mobility hydrogen-terminated diamond FET with h-BN gate dielectric using pickup method,” *Applied Physics Letters* **123** (2023).
- ²¹X. Yu, W. Hu, J. Zhou, B. Liu, T. Tao, Y. Kong, T. Chen, and Y. Zheng, “1 W/mm output power density for H-terminated diamond MOSFETs with Al₂O₃/SiO₂ bi-layer passivation at 2 GHz,” *IEEE Journal of the Electron Devices Society* **9**, 160–164 (2020).
- ²²D. A. Macdonald, K. G. Crawford, A. Tallaire, R. Issaoui, and D. A. Moran, “Performance enhancement of Al₂O₃/H-diamond MOSFETs utilizing vacuum annealing and V₂O₅ as a surface electron acceptor,” *IEEE Electron Device Letters* **39**, 1354–1357 (2018).
- ²³K. K. Kim, A. Hsu, X. Jia, S. M. Kim, Y. Shi, M. Dresselhaus, T. Palacios, and J. Kong, “Synthesis and characterization of hexagonal boron nitride film as a dielectric layer for graphene devices,” *ACS Nano* **6**, 8583–8590 (2012).
- ²⁴S. Kim, A. Konar, W.-S. Hwang, J. H. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J.-B. Yoo, J.-Y. Choi, Y. W. Jin, S. Y. Lee, D. Jena, W. Choi, and K. Kim, “High-mobility and low-power thin-film transistors based on multilayer MoS₂ crystals,” *Nature communications* **3**, 1011 (2012).
- ²⁵H. B. Michaelson, “The work function of the elements and its periodicity,” *Journal of Applied Physics* **48**, 4729–4733 (1977).
- ²⁶E. Rut’kov, E. Afanas’eva, and N. Gall, “Graphene and graphite work function depending on layer number on Re,” *Diamond and Related Materials* **101**, 107576 (2020).
- ²⁷S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. (John Wiley & Sons, Inc., 2007).
- ²⁸J. Cui, J. Ristein, and L. Ley, “Electron affinity of the bare and hydrogen covered single crystal diamond (111) surface,” *Physical Review Letters* **81**, 429 (1998).

251 Acknowledgments

252 We thank H. Osato, E. Watanabe, D. Tsuya, N. Ikeda, and A. Ohi for technical sup-
253 port. We thank T. Ando, S. Koizumi, and T. Teraji for their assistance with this study.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0224192

²⁵⁴ This study was financially supported by the NEDO Uncharted Territory Challenge 2050
²⁵⁵ (Project No. JPNP14004), JSPS KAKENHI (Grant No. JP22H01962), and Advanced Re-
²⁵⁶ search Infrastructure for Materials and Nanotechnology in Japan (ARIM) (Proposal No.
²⁵⁷ JPMXP1223NM5196).

²⁵⁸ **Competing Interests**

²⁵⁹ The authors declare that they have no competing financial interests.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.
 PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192




FIG. 1. Schematic of diamond FETs with h-BN gate insulators. (a) Structure fabricated in our previous studies, (b) an undesirable structure, and (c) a preferred structure.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.
PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192




FIG. 2. (a) Schematic of the oblique-angle deposition of Pd. The resist is not shown here for clarity. (b) SEM image of the Pd film deposited at an angle of 45° on diamond/h-BN. Although h-BN is not visible in the SEM image, it is present in the left of the vertical dashed line. The thicknesses of the h-BN and Pd films are 35 and 20 nm, respectively. A charge dissipation agent (Espacer 300Z) was coated to prevent charge accumulation during the SEM observation.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192




FIG. 3. (a–d) Schematic of the FET fabrication process. (a) h-BN is transferred to hydrogen-terminated diamond. (b) Pd is deposited at an angle of 45°. The resist with the electrode patterns is not shown here for clarity. (c) h-BN is etched into a Hall-bar shape. (d) Al₂O₃ is deposited, and holes are formed via wet etching of Al₂O₃. Although Al₂O₃ is deposited on the entire surface in the actual device, only a part of the deposited Al₂O₃ is shown here. Ti/Au is deposited as a lead. (e) Optical microscopic image of the diamond FET fabricated in this study.

This is the author's peer reviewed, accepted manuscript. However, the online version of record will be different from this version once it has been copyedited and typeset.

PLEASE CITE THIS ARTICLE AS DOI: 10.1063/1.50224192




FIG. 4. Electrical characteristics of the fabricated diamond FET with a self-aligned gate electrode. (a) Output characteristics, (b) transfer characteristics, and (c) C-V curve. Gate voltage dependence of the (d) carrier density and (e) mobility. The measurements were performed at 300 K (a, b, d, and e) or at room temperature (c).