

1 **Boron-doped diamond MOSFETs operating at temperatures up to 400 °C**

2  
3 Jiangwei Liu,<sup>1, a)</sup> Tokuyuki Teraji,<sup>1</sup> Bo Da,<sup>2</sup> and Yasuo Koide<sup>1</sup>

4  
5 <sup>1</sup>*Research Center for Electronic and Optical Materials, National Institute for Materials*

6 *Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan*

7 <sup>2</sup>*Research and Services Division of Materials Data and Integrated System, NIMS, 1-1*

8 *Namiki, Tsukuba, Ibaraki 305-0044, Japan*

9  
10 a) Author to whom correspondence should be addressed; electronic mail:

11 liu.jiangwei@nims.go.jp

12  
13 **Keywords:** Single-crystal diamond; boron-doped; MOSFETs; high-temperature.

1 **Abstract**

2 The boron-doped diamond (B-diamond) metal-oxide-semiconductor field-effect  
3 transistors (MOSFETs) are fabricated and characterized at operating temperatures up to  
4 400 °C. The SiO<sub>2</sub> serves as the gate oxide insulator, while the Ti/Pt bilayer is employed  
5 as the gate contact metal. As the operating temperature rises from room temperature  
6 (RT) to 400 °C, the absolute drain current for the B-diamond MOSFET increases from  
7 3.9 μA mm<sup>-1</sup> to 177.4 μA mm<sup>-1</sup>. Conversely, the on-resistance decreases significantly  
8 from 1469.8 kΩ mm to 16.5 kΩ mm. The on/off ratio for the MOSFET at RT is 1.9 ×  
9 10<sup>5</sup>, which increases to over 5.0 × 10<sup>6</sup> at temperatures exceeding 100 °C. The threshold  
10 voltage exhibits a decreasing trend, though it deviates from this trend at 300 °C. The  
11 subthreshold voltage and extrinsic transconductance maximum show increasing trends  
12 from 113 mV dec<sup>-1</sup> to 299 mV dec<sup>-1</sup> and from 0.9 μS mm<sup>-1</sup> to 23.1 μS mm<sup>-1</sup>, respectively.  
13 The interfacial trapped charge density is found to be stable in the range of 8.0 × 10<sup>11</sup> ~  
14 2.3 × 10<sup>12</sup> eV<sup>-1</sup> cm<sup>-2</sup>.

15

16

17

18

19

20

21

22

23

24

## 1 **1. Introduction**

2 Due to its exceptional intrinsic properties such as a wide bandgap energy, high  
3 breakdown field, high carrier mobility, and excellent thermal conductivity, diamond has  
4 been extensively studied for applications in high-power, high-frequency, and  
5 high-temperature electronic devices [1, 2]. Hydrogen-terminated surface channels and  
6 bulk-doped diamond channels are utilized in the production of electronic devices such  
7 as metal-oxide-semiconductor field-effect transistors (MOSFETs) [3-12].

8 Surface carbon-hydrogen bonds and negatively charged acceptors are two essential  
9 requirements for hole accumulation in the *p*-type hydrogen-terminated diamond  
10 (H-diamond) channel layer. The H-diamond-based MOSFETs exhibited outstanding  
11 electrical characteristics, including a drain current maximum ( $I_{D,max}$ ) of 1.35 A mm<sup>-1</sup> [3],  
12 an extrinsic transconductance maximum ( $g_{m,max}$ ) of 206 mS mm<sup>-1</sup> [3], a cut-off  
13 frequency of 70 GHz [7], and a robust breakdown voltage of 3326 V [13]. However, the  
14 limited thermal stability led to unsatisfied high-temperature performance [14] due to the  
15 degradation of negatively charged acceptors on the H-diamond [15].

16 In the case of bulk-doped diamond channels like the *p*-type boron-doped diamond  
17 (B-diamond) and *n*-type phosphorus-doped diamond (P-diamond) channel layers, the  
18 activation energies of boron (370 meV) and phosphorus (570 meV) dopants  
19 significantly exceed the thermal energy (26 meV) available at room temperature (RT)  
20 [1]. Consequently, their carrier densities are relatively low. The MOSFETs on the  
21 B-diamond and P-diamond exhibited low  $I_{D,max}$  and  $g_{m,max}$  values [9, 10, 16].  
22 Nevertheless, as there is no surface thermal sensitivity issue with bulk-doped diamond  
23 channels, it is anticipated that the B-diamond and P-diamond MOSFETs can perform  
24 effectively at high temperatures.

1           Previously, we have fabricated the B-diamond MOSFETs and examined their  
2 electrical properties [11, 12, 17]. At RT, the B-diamond MOSFET displayed an  $I_{D,max}$  of  
3  $-1.2 \text{ mA mm}^{-1}$  and a  $g_{m,max}$  of  $29.0 \text{ } \mu\text{S mm}^{-1}$ . Impressively, even at an operating  
4 temperature of  $300 \text{ }^\circ\text{C}$ , the B-diamond MOSFET continued to perform well, showing an  
5  $I_{D,max}$  of  $-10.9 \text{ mA mm}^{-1}$  and a  $g_{m,max}$  of  $215.7 \text{ } \mu\text{S mm}^{-1}$  [17]. However, while operating  
6 temperature up to  $400 \text{ }^\circ\text{C}$ , significant degradation in the performance of the B-diamond  
7 MOSFETs was observed. This degradation is likely attributed to that the in-situ  
8 high-temperature annealing deteriorates the qualities of the  $\text{Al}_2\text{O}_3$  gate oxide insulator  
9 and the Ti/Au bilayer gate contact metal.

10          To further improve the performance of B-diamond MOSFETs at high operating  
11 temperatures, we have employed  $\text{SiO}_2$  gate insulator and Ti/Pt bilayer gate contact metal  
12 in the fabrication process. We have conducted a thorough examination and discussion of  
13 their electrical characteristics at operating temperatures of RT,  $100 \text{ }^\circ\text{C}$ ,  $200 \text{ }^\circ\text{C}$ ,  $300 \text{ }^\circ\text{C}$ ,  
14 and  $400 \text{ }^\circ\text{C}$ .

## 15   **2. Experimental**

16          The fabrication process for the B-diamond MOSFETs has been reported previously  
17 [17]. Initially, the Ib-type (100) diamond substrate underwent cleaning by immersion in  
18 a solution of  $\text{H}_2\text{SO}_4 + \text{HNO}_3$  at  $300 \text{ }^\circ\text{C}$  for 3 hours. Subsequently, the B-diamond  
19 epitaxial layer was grown using a microwave plasma-assisted chemical vapor  
20 deposition system with source gases of  $\text{H}_2$  and  $\text{CH}_4$  [18]. Boron was sourced from the  
21 residual boron in the chamber of the prior B-diamond growth. Secondary ion mass  
22 spectrometry measurement indicated that the B-diamond epitaxial layer had a thickness  
23 of  $825 \text{ nm}$  with a boron atom concentration of approximately  $4 \times 10^{15} \text{ cm}^{-3}$ .

24          The B-diamond epitaxial layer underwent treatment in the acid solution ( $\text{H}_2\text{SO}_4 +$

1 HNO<sub>3</sub>) once more, converting its hydrogen surface to oxygen. Source and drain  
2 electrodes, comprised of a Ti/Au bilayer (10/150 nm), were evaporated onto the  
3 B-diamond using an electron-gun evaporation system. The chamber pressure for  
4 evaporating the Ti/Au bilayer was around 10<sup>-6</sup> Pa, with evaporation rates for Ti and Au  
5 of 1.0 and 2.0 Å s<sup>-1</sup>, respectively. Annealing at 550 °C for 20 minutes in an Ar  
6 atmosphere facilitated the formation of Ohmic contacts using a rapid thermal annealing  
7 system.

8 A SiO<sub>2</sub> gate oxide, approximately 11 nm thick, was deposited through an atomic  
9 layer deposition system at 300 °C using bis(diethylamino)silane and ozone precursors.  
10 The pulse times for these precursors were 200 msec and 150 msec, with purge times of  
11 4 s and 6 s, respectively. The carrier gas of N<sub>2</sub> flowed at a rate of 100 sccm. A Ti/Pt  
12 (10/100 nm) bilayer served as the gate electrode formed using the electron-gun  
13 evaporation system. Evaporation rates for Ti and Pt were set at 1.0 and 0.5 Å/s,  
14 respectively. Following this, a 7.6 nm-thick SiO<sub>2</sub> film was redeposited to cover the  
15 entire sample surface. This additional SiO<sub>2</sub> layer served to protect the B-diamond  
16 MOSFETs from environmental effects and the edge leakage of the electrodes, thereby  
17 enhancing their reliability and performance. Electrode access windows were created by  
18 etching the SiO<sub>2</sub> film in the HF acid solution. The electrical characteristics for the  
19 B-diamond MOSFETs were obtained using a Grail 10-5-LV-HTV prober system across  
20 temperatures ranging from RT to 400 °C.

### 21 **3. Results and discussion**

22 Figures 1(a) and 1(b) show microscope image and schematic diagram of the  
23 B-diamond MOSFET, respectively. The diameter for the drain electrode is 301.6 μm.  
24 The gate width ( $W_G$ ) can be computed as 947.0 μm. The gate length is 4.8 μm. The

1 interspatial distances for the gate-to-source and gate-to-drain electrodes are both 5.0  
2  $\mu\text{m}$ .

3 Figure 2(a) shows the  $I_D$  as a function of drain voltage ( $V_D$ ) for the B-diamond  
4 MOSFET operating at RT. The  $V_{GS}$  varies from -2.0 to 33.0 V in steps of +1.0 V. The  
5 B-diamond MOSFET shows obvious saturation regions and operates with a  $p$ -type  
6 characteristic. The absolute  $I_{D,max}$  for the B-diamond MOSFET operating at RT is  $3.9 \mu\text{A}$   
7  $\text{mm}^{-1}$ , which is lower than that of the previous reported value of  $1.2 \text{ mA mm}^{-1}$  [17]. It  
8 was confirmed that the low doping level and thin channel layer thickness for the  
9 B-diamond epitaxial layer would lead to the decrease of  $I_{D,max}$  [19]. These are the  
10 reasons for the lower  $I_{D,max}$  here. Based on the linear region for the  $I_D$ - $V_D$  characteristic  
11 at the  $V_{GS}$  of -2.0 V, on-resistance ( $R_{ON}$ ) normalized by the  $W_G$  can be deduced to be  
12  $1469.8 \text{ k}\Omega \text{ mm}$ .

13 The  $I_D$  as a function of gate-to-source voltage ( $V_{GS}$ ) for the B-diamond MOSFET  
14 operating at RT is shown in Fig. 2(b). The  $V_D$  is kept at -10.0 V. The on/off ratio is  
15 determined at the  $V_{GS}$  of -2.0/15.0 V to be  $1.9 \times 10^5$ . Through linear extrapolation,  
16 threshold voltage ( $V_{TH}$ ) is found to be 8.3 V. Subthreshold voltage ( $SS$ ) value for the  
17 MOSFET operating at RT is determined to be 113 mV/dec. Then, interfacial trapped  
18 charge density ( $D_{it}$ ) of the  $\text{SiO}_2$ /B-diamond at RT can be calculated using the following  
19 equation (1) [20].

$$20 \quad SS = \frac{kT}{q} \ln(10) \left( 1 + \frac{qD_{it}}{C_{OX}} \right), \quad (1)$$

21 where  $k$ ,  $T$ ,  $q$ , and  $C_{OX}$  are Boltzmann's constant ( $8.62 \times 10^{-5} \text{ eV K}^{-1}$ ), operating  
22 temperature, elementary charge ( $1.6 \times 10^{-19} \text{ C}$ ), and  $\text{SiO}_2$  oxide capacitance ( $0.314$   
23  $\mu\text{F/cm}^2$ ) which is calculated based on its thickness (11 nm) and dielectric constant (3.9),

1 respectively. The  $D_{it}$  for the B-diamond MOSFET operating at RT is computed as  $1.8 \times$   
2  $10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , which is better than that of the  $\text{Al}_2\text{O}_3/\text{B-diamond}$  interface of  $7.2 \times 10^{12}$   
3  $\text{eV}^{-1} \text{ cm}^{-2}$  [17]. Since the oxygen vacancies on the surface of the B-diamond and the  
4 interfacial quality of the oxide/B-diamond can be modified by the oxygen precursors  
5 during the atomic layer deposition [12], opting for a higher deposition temperature of  
6  $300 \text{ }^\circ\text{C}$  for  $\text{SiO}_2$  compared to the  $200 \text{ }^\circ\text{C}$  for  $\text{Al}_2\text{O}_3$  would possibly enhance these  
7 modifications, leading to the better interfacial quality for  $\text{SiO}_2/\text{B-diamond}$  and the low  
8  $D_{it}$ .

9 Figure 3(a) displays the  $I_D$ - $V_D$  characteristics for the B-diamond MOSFETs  
10 operating from  $100 \text{ }^\circ\text{C}$  to  $400 \text{ }^\circ\text{C}$  with the  $V_{GS}$  maintained at  $-2.0 \text{ V}$ . Even at an elevated  
11 operating temperature of  $400 \text{ }^\circ\text{C}$ , the B-diamond MOSFET continues to operate well.  
12 Therefore, the transition of gate oxide insulator from  $\text{Al}_2\text{O}_3$  to  $\text{SiO}_2$  and gate cover metal  
13 from  $\text{Ti/Au}$  to  $\text{Ti/Pt}$  have enhanced the high-temperature properties for the B-diamond  
14 MOSFETs. The  $I_{D,max}$  values for the B-diamond operating at  $100, 200, 300,$  and  $400 \text{ }^\circ\text{C}$   
15 are  $-33.3, -57.8, -78.1,$  and  $-177.4 \text{ } \mu\text{A mm}^{-1}$ , respectively. Correspondingly, their  $R_{ON}$   
16 values are determined to be  $191.8, 106.6, 75.5,$  and  $16.5 \text{ k}\Omega \text{ mm}$ , respectively. Fig. 3(b)  
17 illustrates the  $I_D$ - $V_{GS}$  characteristics for the B-diamond MOSFETs operating from  
18  $100 \text{ }^\circ\text{C}$  to  $400 \text{ }^\circ\text{C}$ . The on/off ratios of them exceed  $5 \times 10^6$ , surpassing the MOSFET  
19 operating at RT. With the fluctuation in operating temperature, the  $V_{TH}$  value undergoes  
20 significant shifts, indicating the variations of charges and hole densities for the  
21 B-diamond MOSFETs. Further details regarding the on/off ratio,  $V_{TH}$  value,  $SS$  value,  
22 and  $D_{it}$  value will be elaborated in subsequent discussions.

23 Figures 4(a) and 4(b) present summaries of the  $I_D$  and  $R_{ON}$  as functions of  
24 operating temperature for the B-diamond MOSFETs, respectively. As the operating

1 temperature increases, the absolute  $I_{D,max}$  increases from 3.9 to 177.4  $\mu\text{A mm}^{-1}$ . The  
2  $I_{D,max}$  operating at 400 °C is approximately 45 times greater than that operating at RT.  
3 Conversely, the  $R_{ON}$  experiences a significant decrease from 1469.8 k $\Omega$  mm at RT to  
4 16.5 k $\Omega$  mm at 400 °C. The activation of boron dopants at higher operating  
5 temperatures enhances the carrier density and augments the properties of the B-diamond  
6 MOSFETs.

7 Figures 5(a), 5(b), 5(c), and 5(d) summarize the on/off ratio,  $V_{TH}$ ,  $SS$  value, and  $D_{it}$  as  
8 functions of operating temperature for the B-diamond MOSFETs, respectively. The  
9 on/off ratios for the B-diamond MOSFET exceeding 100 °C are more than one order  
10 higher than that at RT, indicating efficient control over the flow of current at higher  
11 operating temperatures. The  $V_{TH}$  exhibits a decreasing trend, though it deviated from  
12 this trend at 300 °C, possibly due to the variations of charges in the SiO<sub>2</sub> or at the  
13 Pt/Ti/SiO<sub>2</sub> interfaces. With the increase in operating temperature, the  $SS$  value rises  
14 from 113 mV/dec at RT to 299 mV/dec at 400 °C. Based on the equation (1), the  $D_{it}$  can  
15 be computed to be stable in the range of  $8.0 \times 10^{11} \sim 2.3 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ . Consequently,  
16 the elevated operating temperature does not degrade the interfacial quality for the  
17 SiO<sub>2</sub>/B-diamond.

18 Figures 6(a) and 6(b) depict the  $g_m$ - $V_{GS}$  characteristics and  $g_{m,max}$  as a function of  
19 operating temperature for the B-diamond MOSFETs, respectively. At RT, the  $g_{m,max}$  is  
20 0.9  $\mu\text{S mm}^{-1}$ , which significantly increases to be more than 25 times, reaching 23.1  $\mu\text{S}$   
21  $\text{mm}^{-1}$  at 400 °C. Table 1 summarizes the electrical properties of the B-diamond  
22 MOSFETs operating across the temperatures ranging from RT to 400 °C. With the  
23 increase of operating temperature, the  $I_{D,max}$ , on/off ratio, and  $g_{m,max}$  demonstrate  
24 improvements, showcasing enhanced performance characteristics of the B-diamond

1 MOSFETs as the temperature rises.

## 2 **4. Conclusions**

3 To enhance the performance of the B-diamond MOSFETs operating at temperatures  
4 up to 400 °C, the utilization of SiO<sub>2</sub> gate insulator and Ti/Pt bilayer gate contact metal  
5 was adopted in their fabrication. A comprehensive investigation and discussion of their  
6 electrical properties at operating temperatures ranging from RT, 100 °C, 200 °C, 300 °C,  
7 to 400 °C were conducted. As the operating temperature increased, the absolute  $I_{D,max}$   
8 surged from 3.9  $\mu\text{A mm}^{-1}$  to approximately 45 times the value, reaching 177.4  $\mu\text{A mm}^{-1}$ .  
9 The on/off ratios for the B-diamond MOSFETs at temperatures surpassing 100 °C  
10 exceeded one order higher than that at RT. Furthermore, the  $g_{m,max}$ , initially at 0.9  $\mu\text{S mm}^{-1}$   
11  $\text{mm}^{-1}$  at RT, increased significantly to more than 25 times of 23.1  $\mu\text{S mm}^{-1}$  at 400 °C.  
12 This study is of importance for understanding the behavior and performance of  
13 B-diamond MOSFETs operating at high temperatures such as 400 °C.

14

## 15 **Funding**

16 This work was supported by the JSPS KAKENHI Projects (JP23K03966, 20H05661,  
17 and JP20H00313), MEXT Q-LEAP (JPMXS0118068379), JST Moonshot R&D  
18 (JPMJMS2062), MIC R&D for construction of a global quantum cryptography  
19 network (JPMI00316), and ARIM (23WS0311 and 23NM5006) of the Ministry of  
20 Education, Culture, Sports, Science and Technology, Japan. The authors would like to  
21 thank the technical supports from Prof. Sasaki and Prof. Sekiguchi at Research  
22 Organization for Nano & Life Innovation in Waseda University.

23

24

1 **Disclosure Statement**

2 No potential conflict of interest was reported by the authors.

3

4 **Table 1.** Summary of electrical properties of the B-diamond MOSFETs operating across  
5 the temperatures range from RT to 400 °C.

	RT	100 °C	200 °C	300 °C	400 °C
$I_{D,max}$ ( $\mu\text{A mm}^{-1}$ )	-3.9	-33.3	-57.8	-78.1	-177.4
$R_{ON}$ ( $\text{k}\Omega \text{ mm}$ )	1469.8	191.8	106.6	75.5	16.5
On/off	$1.9 \times 10^5$	$6.4 \times 10^6$	$2.2 \times 10^7$	$5.3 \times 10^6$	$5.5 \times 10^6$
$V_{TH}$ (V)	8.3	7.3	6.8	11.5	4.1
$SS$ ( $\text{mV dec}^{-1}$ )	113	153	139	170	299
$D_{it}$ ( $\text{eV}^{-1} \text{ cm}^{-2}$ )	$1.8 \times 10^{12}$	$1.8 \times 10^{12}$	$8.0 \times 10^{11}$	$8.5 \times 10^{11}$	$2.3 \times 10^{12}$
$g_{m,max}$ ( $\mu\text{S mm}^{-1}$ )	0.9	6.9	11.5	21.0	23.1

6

7

8

9

10

11

12

13

14

15

16

17

18

19

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

**References**

[1] Wort CJH, Balmer RS. Diamond as an electronic material. *Mater. Today*. 2008; 11(1-2): 22-28.

[2] Baliga BJ. Power semiconductor device figure of merit for high-frequency applications. *IEEE Electron Dev. Lett.* 1989; 10(10): 455-457.

[3] Hirama, K, Sato H, Harada Y, *et al.* Diamond field-effect transistors with 1.3 A/mm drain current density by Al<sub>2</sub>O<sub>3</sub> passivation layer. *Jpn. J. Appl. Phys.* 2012; 51(9R): 090112.

[4] Kawarada H, Yamada T, Xu D, *et al.* Diamond MOSFETs using 2D hole gas with 1700 V breakdown voltage. *Proc. 28th Int. Symp. Power Semiconductor Devices ICs.* 2016; 483-486.

[5] Liu J, Ohsato H, Liao M, *et al.* Logic circuits with hydrogenated diamond field-effect transistors. *IEEE Electron Dev. Lett.* 2017; 38(7): 922-925.

[6] Ren Z, Zhang J, Zhang J, *et al.* Diamond field effect transistors with MoO<sub>3</sub> gate dielectric. *IEEE Electron Dev. Lett.* 2017; 34(6): 786-789.

[7] Yu X, Zhou J, Qi C, *et al.* A high frequency hydrogen-terminated diamond MISFET with  $f_T/f_{max}$  of 70/80 GHz. *IEEE Electron Dev. Lett.* 2019; 39(9): 1373-1376.

[8] Wang W, Wang Y, Zhang M, *et al.* An enhancement-mode hydrogen-terminated diamond field-effect transistor with lanthanum hexaboride gate material. *IEEE Electron Dev. Lett.* 2020; 41(4): 585-588.

- 1 [9] Pham TT, Pernot J, Perez G, *et al.* Deep-depletion mode boron-doped  
2 monocrystalline diamond metal oxide semiconductor field effect transistor. IEEE  
3 Electron Dev. Lett. 2017; 38(11):1571-1574.
- 4 [10] Pham TT, Rouger N, Masante C, *et al.* Deep depletion concept for diamond  
5 MOSFET. Appl. Phys. Lett. 2017; 111(17): 173503.
- 6 [11] Liu J, Teraji T, Da B, *et al.* Boron-doped diamond MOSFETs with high output  
7 current and extrinsic transconductance. IEEE Tran. Electron Dev. 2021; 68(8):  
8 3963-3967.
- 9 [12] Liu J, Teraji T, Da B, *et al.* Electrical properties of boron-doped diamond  
10 MOSFETs with ozone precursor for Al<sub>2</sub>O<sub>3</sub> deposition. IEEE Tran. Electron Dev. 2023;  
11 70(5): 2199-2203.
- 12 [13] Saha N, Kim S, Oishi T, *et al.* 3326 V Modulation-Doped Diamond MOSFETs.  
13 IEEE Electron Dev. Lett. 2022; 43(8): 1303-1306.
- 14 [14] Liu J, Oosato H, Da B, *et al.* Operations of hydrogenated diamond  
15 metal-oxide-semiconductor field-effect transistors after annealing at 500 °C. J. Phys. D:  
16 Appl. Phys. 2019; 52(31): 315104.
- 17 [15] Liu J, Liao M, Imura M, *et al.* Control of normally on/off characteristics in  
18 hydrogenated diamond metal-insulator-semiconductor field-effect transistors. J. Appl.  
19 Phys. 2015; 118(11): 115704.
- 20 [16] Matsumoto T, Kato H, Oyama K, *et al.* Inversion channel diamond  
21 metal-oxide-semiconductor field-effect transistor with normally off characteristics. Sci.  
22 Rep. 2016; 6: 31585.

1 [17] Liu J, Teraji T, Da B, *et al.* Electrical property improvement for boron-doped  
2 diamond metal-oxide-semiconductor field-effect transistors. *Appl. Phys. Lett.* 2024;  
3 124(7): 072103.

4 [18] Teraji T, Yamamoto T, Watanabe K, *et al.* Homoepitaxial diamond film growth:  
5 High purity, high crystalline quality, isotopic enrichment, and single-color center  
6 formation. *Phys. Stat. Solidi A.* 2015; 212(11): 2365-2384.

7 [19] Liu J, Oosato H, Da B, *et al.* Suppression of high threshold voltage for  
8 boron-doped diamond MOSFETs. *IEEE Trans. Electron Dev.* 2024; 71(3):1764-1768.

9 [20] Sze SM. *Physics of semiconductor devices.* New York: Wiley: 1981.

10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

1

2

3

#### 4 **Figure captions**

5

6 **Figure 1.** (a) Microscope image and (b) schematic diagram of the B-diamond MOSFET,  
7 respectively.

8

9 **Figure 2.** (a)  $I_D$ - $V_D$  and (b)  $I_D$ - $V_{GS}$  characteristics for the B-diamond MOSFET operating  
10 at RT, respectively. The  $V_{GS}$  in Fig. 2 (a) is changed from -2.0 V to 33.0 V in steps of  
11 +1.0 V. The  $V_D$  in Fig. 2(b) is kept at -10.0 V.

12

13 **Figure 3.** (a)  $I_D$ - $V_D$  and (b)  $I_D$ - $V_{GS}$  characteristics for the B-diamond MOSFETs  
14 operating from 100 °C to 400 °C. The  $V_{GS}$  in Fig. 3(a) is kept at -2.0 V. The  $V_D$  in Fig.  
15 3(b) is kept at -10.0 V.

16

17 **Figure 4.** (a)  $I_D$  and (b)  $R_{ON}$  as functions of operating temperature for the B-diamond  
18 MOSFETs, respectively.

19

20 **Figure 5.** (a) On/off ratio, (b)  $V_{TH}$ , (c)  $SS$  value, and (d)  $D_{it}$  as functions of operating  
21 temperature for the B-diamond MOSFETs, respectively.


22

23 **Figure 6.** (a)  $g_m$ - $V_{GS}$  characteristics and (b)  $g_{m,max}$  as a function of operating temperature  
24 for the B-diamond MOSFETs, respectively.

1

2

3



4

5

6

7

Liu *et al.*, Figure 1

8

9

10

11

12

13

14

15

16

17


18

19

1

2

3



4

5

6

7

Liu *et al.*, Figure 2

8

9

10

11

12

13

14

15


16

17

18

1

2



3

4

5

6

Liu *et al.*, Figure 3

7

8

9

10

11

12

13

14

15


16

17

18

1

2



3

4

5

6

Liu *et al.*, Figure 4

7

8

9

10

11

12

13

14


15

16

17

1

2



3

4

5

6

Liu *et al.*, Figure 5

7

8


9

10

11

1

2



3

4

5

6

Liu *et al.*, Figure 6

7