

1 *A review paper celebrating the distinguished career of Prof. Yasuo Koide*

2

3 **Hydrogen-terminated and oxygen-terminated diamond metal-oxide-semiconductor**
4 **field-effect transistors**

5

6 Jiangwei Liu,^{1, a)}

7 ¹*Research Center for Electronic and Optical Materials, National Institute for Materials*
8 *Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan*

9

10 a) Author to whom correspondence should be addressed; electronic mail:
11 liu.jiangwei@nims.go.jp

12

13 **Keywords:** Single-crystal diamond; H-diamond; boron-doped; MOSFET; logic circuit.

14

15

16

17

18

19

20

21

22

23

24

1 **Abstract**

2 Extensive research has been conducted on wide-bandgap semiconductor diamond for
3 the advancement of high-power, high-frequency, and high-temperature electronic
4 devices. The author has established long-term collaboration with Prof. Koide, focusing
5 on producing *p*-type hydrogen-terminated diamond (H-diamond) and boron-doped
6 oxygen-terminated diamond (O-diamond) based metal-oxide-semiconductor field-effect
7 transistors (MOSFETs). This paper presents our primary research findings on the
8 fabrication of enhancement-mode H-diamond MOSFETs and MOSFET logic circuits,
9 as well as the high-temperature operation of the boron-doped O-diamond MOSFETs.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

1 **1. Introduction**

2 To further develop high-power, high-frequency, and high-temperature
3 complementary metal-oxide-semiconductor (CMOS) devices, it is necessary to develop
4 a semiconductor with a large band gap energy, high breakdown field, high carrier
5 mobility, high saturation velocity, and high thermal conductivity. Diamond emerges as a
6 promising candidate for fabricating high-performance CMOS devices [1, 2].

7 Recently, significant advancements have been made in *p*-type hydrogen-terminated
8 diamond (H-diamond) and boron-doped oxygen-terminated diamond (O-diamond)
9 channel layer-based MOS field-effect transistors (MOSFETs) [3-12]. Fig. 1(a) depicts a
10 schematic diagram illustrating the accumulation of holes in the H-diamond channel
11 layer. Two-dimensional hole gases (2DHGs) present on the surface of the H-diamond
12 channel layer with a sheet hole density of $10^{12}\sim 10^{14}$ cm⁻² [14]. The accumulation of
13 2DHGs relies on the existence of surface carbon-hydrogen bonds and negatively
14 charged acceptors. The H-diamond-based MOSFETs have demonstrated remarkable
15 electrical characteristics, including a maximum drain current ($I_{D,max}$) of 1.35 A/mm [3],
16 a maximum extrinsic transconductance ($g_{m,max}$) of 206 mS/mm [3], a cut-off frequency
17 of 70 GHz [7], and a robust breakdown voltage of 4266 V [13].

18 For the *p*-type boron-doped O-diamond channel layer, the activation energy of
19 boron-doping (0.37 eV) notably surpasses the thermal energy (0.026 eV) at room
20 temperature (RT) [Fig. 1(b)]. Consequently, the hole density is relatively low, resulting
21 in the MOSFETs on the boron-doped O-diamond demonstrating low current outputs [9,
22 10]. Nevertheless, due to no surface thermal sensitivity issue, it is expected that the
23 O-diamond MOSFETs can operate effectively even under high-temperature conditions.

24 Previously, the authors have engaged in long-term collaborations with Prof. Koide,

1 focusing on fabricating *p*-type H-diamond and boron-doped O-diamond based
2 MOSFETs. This paper will provide our primary research findings concerning the
3 fabrication of enhancement-mode (E-mode) H-diamond MOSFETs and MOSFET logic
4 circuits, as well as the high-temperature operation of the boron-doped O-diamond
5 MOSFETs.

6 **2. H-diamond MOSFETs**

7 **2.1 E-mode H-diamond MOSFETs**

8 The conditions governing the operation of depletion-mode (D-mode) and E-mode
9 H-diamond MOSFETs have been clarified [15]. Two essential conditions have been
10 identified for the fabrication of E-mode H-diamond MOSFETs: the utilization of a
11 bilayer gate oxide prepared through atomic layer deposition (ALD) and sputtering
12 deposition (SD) techniques, coupled with annealing in the temperature range of
13 150-350 °C [16-18]. Meanwhile, the ALD-oxide/ALD-oxide bilayer and single
14 evaporated oxide insulator on the H-diamond can also lead to the E-mode characteristics
15 for the MOSFETs [19, 20]. On the other hand, despite the existence of an annealing step
16 in the fabrication process of H-diamond MOSFETs with a single ALD-Al₂O₃ layer as a
17 gate oxide, these MOSFETs continue to exhibit D-mode characteristics [5].

18 The transition to E-mode behavior in the H-diamond MOSFETs induced by
19 annealing and SD-oxide/ALD-oxide bilayer conditions is attributed to a modification in
20 the transfer doping of the channel layer [15]. Initially, the presence of negative charges
21 at the ALD-oxide/H-diamond interface leads to hole accumulation in the H-diamond
22 channel layer, resulting in the D-mode characteristics in the MOSFETs before annealing.
23 Subsequent annealing leads to the elimination of the negative acceptors or the
24 introduction of compensatory positive charges within the oxide insulator [15]. This

1 process significantly reduces the hole density in the H-diamond channel layer, thereby
2 causing the MOSFETs to exhibit E-mode characteristics.

3 Figures 2(a) and 2(c) depict scanning electron microscope (SEM) images of the
4 D-mode ALD-Al₂O₃/H-diamond and E-mode SD-LaAlO₃/ALD-Al₂O₃/H-diamond
5 MOSFETs, respectively [5]. Schematic cross-sectional structures of these devices are
6 presented in Figs. 2(b) and 2(d), respectively. The distance between the source and drain
7 electrodes for both the Al₂O₃/H-diamond and LaAlO₃/Al₂O₃/H-diamond MOSFETs is
8 kept at 5.5 μm. However, their gate length (L_G) values differ, with the former at 3.0 μm
9 and the latter at 2.0 μm. The interspace lengths between source and gate electrodes
10 (L_{S-G}) and between drain and gate electrodes (L_{D-G}) for the Al₂O₃/H-diamond MOSFET
11 are 1.2 and 1.3 μm, respectively, while those for the LaAlO₃/Al₂O₃/H-diamond
12 MOSFET are 1.5 and 2.0 μm, respectively. Despite both MOSFETs being designed with
13 the same device structures, variations in the L_G , L_{S-G} , and L_{D-G} are observed. These
14 differences are potentially attributed to the positioning accuracy of the laser lithography
15 system, estimated to be around ±1.0 μm.

16 Figures 3(a) and 3(b) display the drain-source current (I_D) versus drain-source
17 voltage (V_D) characteristics for the Al₂O₃/H-diamond and LaAlO₃/Al₂O₃/H-diamond
18 MOSFETs, respectively. The gate-to-source voltage (V_{GS}) for both MOSFETs was
19 varied from -10.0 to 6.0 V in increments of +1.0 V, revealing distinct pinch-off and
20 p -channel characteristics in each case. The $I_{D,max}$ values for the Al₂O₃/H-diamond and
21 LaAlO₃/Al₂O₃/H-diamond MOSFETs are recorded as -112.4 and -69.3 mA/mm,
22 respectively. Normalized on-resistance (R_{ON}) values by the gate width (W_G) at $V_{GS} =$
23 -10.0 V are calculated as 56.0 and 63.5 Ω mm for the two devices, respectively.
24 Threshold voltage (V_{TH}) values [Fig. 3(c)] are determined to be 5.3 ± 0.1 and -5.0 ± 0.1 V

1 for the Al₂O₃/H-diamond and LaAlO₃/Al₂O₃/H-diamond MOSFETs, respectively.
2 Consequently, the Al₂O₃/H-diamond and LaAlO₃/Al₂O₃/H-diamond MOSFETs operate
3 with D-mode and E-mode characteristics, respectively. Despite the smaller $I_{D,max}$ of the
4 E-mode MOSFET compared to the D-mode MOSFET, their $g_{m,max}$ values are nearly
5 identical at 17 mS/mm [Fig. 3(d)]. This suggests that the current D/E-mode control
6 technique does not compromise the performance of the H-diamond MOSFETs.

7 **2.2 E-mode H-diamond MOSFET NOT logic circuits [5]**

8 Figures 4(a) and 4(b) depict the top view and schematic diagram of the H-diamond
9 MOSFET NOT logic circuit, respectively. In this setup, V_{in} , V_{out} , and V_{DD} represent the
10 input voltage, output voltage, and supply voltage, respectively. The NOT logic circuit
11 comprises a D-mode ALD-Al₂O₃/H-diamond MOSFET serving as the load device and
12 an E-mode SD-LaAlO₃/ALD-Al₂O₃/H-diamond MOSFET as the driver device. Fig. 4(c)
13 illustrates the voltage transfer characteristics (VTCs) of the H-diamond NOT logic
14 circuit as V_{DD} varies from -5.0 V to -25.0 V, revealing distinctive inversion properties
15 inherent to the NOT logic circuit. In operation, when V_{in} is at 0 V, the E-mode
16 LaAlO₃/Al₂O₃/H-diamond MOSFET remains in the off-state, leading to V_{out} closely
17 tracking V_{DD} . Conversely, with V_{in} set at -10.0 V, the E-mode MOSFET switches on,
18 resulting in V_{out} near ground level. Consequently, when V_{in} carries a low logical 0 signal,
19 V_{out} responds with a high logical 1 signal. The gain curve, defined by $-dV_{out}/dV_{in}$, is
20 presented in Figure 4(d). The maximum gain value increases from 1.2 to 26.1 as V_{DD}
21 transitions from -5.0 to -25.0 V, showcasing the amplification capabilities of the circuit
22 under varying supply voltage conditions.

23 **2.3 E-mode H-diamond MOSFET NOR logic circuits [21]**

24 Figures 5(a) and 5(b) display the top view and schematic diagram of the

1 H-diamond MOSFET NOR logic circuit, respectively. This NOR logic circuit
2 configuration consists of two E-mode SD-LaAlO₃/ALD-Al₂O₃/H-diamond MOSFETs
3 and a load resistor (R_L). V_{in1} and V_{in2} are representative of the two input voltages, while
4 V_{out} and V_{DD} denote the output voltage and supply voltage, respectively. The W_G and L_G
5 for the E-mode MOSFET are maintained at 100.0 and 2.0 μm , respectively. The
6 interspaces between different electrodes for V_{in} -to-ground, V_{in} -to- V_{out} , and V_{in} -to- V_{DD} are
7 specified as 1.5, 2.0, and 26.0 μm , respectively.

8 Figure 5(c) illustrates V_{out} as functions of V_{in1} and V_{in2} for the as-fabricated E-mode
9 H-diamond MOSFET NOR logic circuit. The logic circuit exhibits four distinct states
10 corresponding to logical (1, 1), logical (1, 0), logical (0, 1), and logical (0, 0) input
11 voltage combinations. Each input voltage state is measured over a duration of 60
12 seconds. When both V_{in1} and V_{in2} are set to -10.0 V, representing the logical (1, 1) state,
13 both E-mode MOSFETs are activated. This results in a substantial current flow through
14 the load resistor, causing a significant drop in V_{DD} . Consequently, V_{out} converges near 0
15 V, indicating a logical 0 state. When one V_{in} is set to -10.0 V and the other to 0 V,
16 corresponding to logical (1, 0) or (0, 1) states, only one E-mode MOSFET enters the
17 on-state. V_{out} again approaches 0 V, reflecting a logical 0 state. When both V_{in1} and V_{in2}
18 are set to 0 V, representing the logical (0, 0) state, both E-mode MOSFETs remain
19 off-state, resulting in no current flow through the load resistor. Consequently, V_{out} aligns
20 closely with V_{DD} at -10.0 V, indicating a logical 1 state. In summary, when one or both
21 input voltages are “high” signals, the output voltages respond with “low” signals, while
22 both input voltages being “low” signals prompt V_{out} to exhibit a “high” signal. These
23 observations confirm that the logic circuits are operating with NOR characteristics.

24 Figures 6(a) and 6(b) present the electrical properties of the H-diamond NOR logic

1 circuit following annealing at 300 °C and 400 °C, respectively. Following the 300 °C
2 annealing process, the logic circuit continues to exhibit good operation and maintains its
3 NOR characteristics. However, after annealing at 400 °C, the logical characteristics are
4 damaged. When both input voltages are set to 0 V, resulting in the logical (1, 1) state,
5 both E-mode MOSFETs remain in the off-state, causing V_{out} to approach the V_{DD} of
6 -10.0 V. Conversely, when one or both input voltages are at -10.0 V, representing the
7 logical (1, 0) or (0, 1) states, at least one E-mode MOSFET enters the on-state. This
8 leads to V_{out} ranging between -4.1 to -7.7 V. Therefore, after annealing at 400°C, there is
9 an increase in the absolute V_{out} . This is possibly attributed to the degradation of the
10 H-diamond MOSFETs at high annealing temperature [22].

11 **3. Boron-doped O-diamond MOSFETs**

12 Due to the exceptional thermal stability of the boron-doped O-diamond electronic
13 devices, our attention was directed towards producing high-performance O-diamond
14 MOSFETs. We focused on investigating their performance through ex-situ and in-situ
15 annealing processes.

16 **3.1 O-diamond MOSFETs after ex-situ annealing [23]**

17 Figures 7(a) and 7(b) display an SEM image and a schematic diagram of the
18 boron-doped O-diamond MOSFET, respectively. The inset figure in Fig. 7(a) offers a
19 magnified view of the blue square area. The L_G , L_{S-G} , and L_{D-G} are measured at 7.0, 9.9,
20 and 17.4 μm , respectively. Additionally, the diameter of the circular-shaped drain
21 electrode is determined to be 597.8 μm .

22 Figures 7(c) and 7(d) depict the I_D - V_D characteristics for the as-fabricated and ex-situ
23 500 °C-annealed boron-doped O-diamond MOSFETs, respectively. The annealing time
24 was 30 min. The V_{GS} values for both devices range from -16.0 V to 33.0 V in

1 increments of +1.0 V. Both MOSFETs exhibit p -type channel characteristics and
2 showcase clear saturation and pinch-off properties. The $I_{D,max}$ values are recorded as
3 -0.49 and -0.6 mA/mm for the B-diamond MOSFETs before and after ex-situ annealing,
4 respectively. Their R_{ON} values are measured at 26.9 and 12.8 k Ω mm, respectively,
5 which are much higher than those of the H-diamond MOSFETs [5]. The V_{TH} and g_m for
6 the O-diamond MOSFETs are illustrated in Figs. 8(a) and 8(b) respectively. The V_{TH}
7 values for the as-fabricated and ex-situ 500 °C-annealed O-diamond MOSFETs are
8 determined to be 63.2 V and 56.1 V, respectively. For both the as-fabricated and ex-situ
9 500 °C-annealed B-diamond MOSFETs, the $g_{m,max}$ values are determined to be 18.7 and
10 21.4 μ S/mm, respectively.

11 **3.2 O-diamond MOSFETs at in-situ annealing [24]**

12 Figures 9(a) and 9(b) display a SEM image and a schematic diagram of the
13 O-diamond MOSFET, respectively. The drain electrode has a diameter of 299.6 μ m,
14 allowing the calculation of the W_G as 940.7 μ m. The L_G is specified as 2.6 μ m, with
15 interspatial lengths for the L_{S-G} and L_{D-G} electrodes noted as 5.8 μ m and 4.6 μ m,
16 respectively. In contrast to the O-diamond MOSFETs in session 3.1, a 20 nm-thick layer
17 of Al₂O₃ film was applied to cover the sample surface. This Al₂O₃ cover layer serves to
18 eliminate surrounding environmental effects and edge leakage of electrodes for the
19 O-diamond MOSFETs, thereby enhancing their reliability and device performance.

20 Figures 10(a) and 10(b) illustrate the I_D - V_D characteristics for the O-diamond
21 MOSFETs operating at RT and 300 °C, respectively. The V_{GS} ranges from -20.0 to 78.0
22 V in increments of +2.0 V. These figures demonstrate efficient operations with p -type
23 characteristics. The $I_{D,max}$ for the O-diamond MOSFET operating at RT is recorded as
24 -1.2 mA/mm. Despite the lower boron doping levels and acceptor concentrations

1 (approximately 10^{16} cm^{-3} and $6.0 \times 10^{14} \text{ cm}^{-3}$) [24] in this O-diamond channel layer
2 compared to the previous one (approximately 10^{17} cm^{-3} and $2.9 \times 10^{16} \text{ cm}^{-3}$) [23], the $I_{D,max}$
3 $_{max}$ exceeds two times the reported value of -0.49 mA/mm. This improvement is likely
4 due to the reduction in L_G , L_{S-G} , and L_{D-G} , leading to a decrease in R_{ON} from 26.9 k Ω
5 mm to 9.6 k Ω mm. At an operating temperature of 300°C, the $I_{D,max}$ experiences a
6 substantial increase to -10.9 mA/mm, while the R_{ON} decreases to 1.1 k Ω mm due to the
7 enhanced activation of boron dopants at higher temperatures. Figures 10(c) and 10(d)
8 depict the I_D - V_{GS} characteristics for the O-diamond MOSFETs operating at RT and
9 300°C, respectively. Through linear extrapolation, the V_{TH} values for the MOSFETs at
10 RT and 300°C are determined to be $63.8 \pm 0.1 \text{ V}$ and $31.2 \pm 0.1 \text{ V}$, respectively. The
11 on/off ratios for both MOSFETs exceed 10^9 , marking the highest values reported to
12 date.

13 **4. Conclusions**

14 This paper provides a summary of key research outcomes concerning the
15 fabrication of E-mode H-diamond MOSFETs and logic circuits, along with insights into
16 the high-temperature performance of boron-doped O-diamond MOSFETs. The
17 operational parameters for D-/E-mode H-diamond MOSFETs have been clarified,
18 leading to the successful fabrication of D-/E-mode H-diamond MOSFET logic circuits.
19 Notably, the E-mode H-diamond MOSFET NOT and NOR logic circuits exhibit robust
20 logical properties. Furthermore, the boron-doped O-diamond MOSFETs demonstrate
21 favorable characteristics following ex-situ annealing at 500 °C and in-situ annealing at
22 300 °C.

23

24

1 **Acknowledge**

2 The author would like to express deep gratitude to Prof. Yasuo Koide for his long-term
3 support and invaluable contributions for my studies in the diamond electronic devices.

4

5 **Disclosure Statement**

6 No potential conflict of interest was reported by the author.

7

8 **Notes on contributor**

9 Dr. *Jiangwei Liu* is currently a Principal Researcher at Semiconductor Defect Design
10 Group of the National Institute for Materials Science (NIMS), Japan. He received his Ph.
11 D. degree from the University of Tokyo in 2012. He worked as a postdoctoral researcher
12 from 2012 to 2013 and as an ICYS Fellow from 2014 to 2016 at NIMS. He became a
13 tenured Independent Scientist from Oct. 2016 and changed to the current position from
14 April 2023. He is presently interested in wide bandgap semiconductors (mainly
15 diamond) based electronic devices and semiconductor physics.

16

17

18

19

20

21

22

23

24

1 **References**

2 [1] Baliga BJ. Power semiconductor device figure of merit for high-frequency
3 applications. IEEE Electron Dev. Lett. 1989; 10(10): 455-457.

4 [2] Wort CJH, Balmer RS. Diamond as an electronic material. Mater. Today. 2008;
5 11(1-2): 22-28.

6 [3] Hirama, K, Sato H, Harada Y, *et al.* Diamond field-effect transistors with 1.3 A/mm
7 drain current density by Al₂O₃ passivation layer. Jpn. J. Appl. Phys. 2012; 51(9R):
8 090112.

9 [4] Kawarada H, Yamada T, Xu D, *et al.* Diamond MOSFETs using 2D hole gas with
10 1700 V breakdown voltage. Proc. 28th Int. Symp. Power Semiconductor Devices ICs.
11 2016; 483-486.

12 [5] Liu J, Ohsato H, Liao M, *et al.* Logic circuits with hydrogenated diamond
13 field-effect transistors. IEEE Electron Dev. Lett. 2017; 38(7): 922-925.

14 [6] Ren Z, Zhang J, Zhang J, *et al.* Diamond field effect transistors with MoO₃ gate
15 dielectric. IEEE Electron Dev. Lett. 2017; 34(6): 786-789.

16 [7] Yu X, Zhou J, Qi C, *et al.* A high frequency hydrogen-terminated diamond MISFET
17 with f_T/f_{max} of 70/80 GHz. IEEE Electron Dev. Lett. 2019; 39(9): 1373-1376.

18 [8] Wang W, Wang Y, Zhang M, *et al.* An enhancement-mode hydrogen-terminated
19 diamond field-effect transistor with lanthanum hexaboride gate material. IEEE Electron
20 Dev. Lett. 2020; 41(4): 585-588.

21 [9] Pham TT, Pernot J, Perez G, *et al.* Deep-depletion mode boron-doped
22 monocrystalline diamond metal oxide semiconductor field effect transistor. IEEE
23 Electron Dev. Lett. 2017; 38(11):1571-1574.

- 1 [10] Pham TT, Rouger N, Masante C, *et al.* Deep depletion concept for diamond
2 MOSFET. *Appl. Phys. Lett.* 2017; 111(17): 173503.
- 3 [11] Liu J, Teraji T, Da B, *et al.* Boron-doped diamond MOSFETs operating at
4 temperatures up to 400 °C. *Funct. Dia.* 2025; 5(1): 2450513.
- 5 [12] Liu J, Teraji T, Da B, *et al.* Electrical properties of boron-doped diamond
6 MOSFETs with ozone precursor for Al₂O₃ deposition. *IEEE Tran. Electron Dev.* 2023;
7 70(5): 2199-2203.
- 8 [13] Saha N, Eguchi M, Oishi T, *et al.* High off-state voltage (4266 V) diamond metal
9 oxide semiconductor field effect transistors. *J. Vac. Sci. Technol. B* 2025; 43: 042201.
- 10 [14] Sato H, Kasu M. Maximum hole concentration for hydrogen-terminated diamond
11 surfaces with various surface orientations obtained by exposure to highly concentrated
12 NO₂. *Diam. Relat. Mater.* 2013; 31: 47-49.
- 13 [15] Liu J, Liao M, Imura M, *et al.* Interfacial band configuration and electrical
14 properties of LaAlO₃/Al₂O₃/hydrogenated-diamond metal-oxide-semiconductor field
15 effect transistors. *J. Appl. Phys.* 2013; 114(8): 084108.
- 16 [16] Liu J, Liao M, Imura M, *et al.* Normally-off HfO₂-gated diamond field effect
17 transistors. *Appl. Phys. Lett.* 2013; 103(9): 092905.
- 18 [17] Liu J, Liao M, Imura M, *et al.* Diamond logic inverter with enhancement-mode
19 metal-insulator-semiconductor field effect transistor. *Appl. Phys. Lett.* 2014; 105(8):
20 082110.
- 21 [18] Liu J, Liao M, Imura M, *et al.* Low on-resistance diamond field effect transistor
22 with high-*k* ZrO₂ as dielectric. *Scientific Reports* 2014; 4(1): 6395.
- 23 [19] Liu J, Liao M, Imura M, *et al.* Deposition of TiO₂/Al₂O₃ bilayer on hydrogenated
24 diamond for electronic devices: capacitors, field-effect transistors, and logic inverters. *J.*

1 Appl. Phys. 2017; 121(22): 224502.

2 [20] Liu J, Oosato H, Liao M, *et al.* Enhancement-mode hydrogenated diamond
3 metal-oxide-semiconductor field-effect transistors with Y₂O₃ oxide insulator grown by
4 electron beam evaporator. Appl. Phys. Lett. 2017; 110(20): 203502.

5 [21] Liu J, Oosato H, Liao M, *et al.* Annealing effects on hydrogenated diamond NOR
6 logic circuits. Appl. Phys. Lett. 2018; 112(15): 153501.

7 [22] Liu J, Oosato H, Da B, *et al.* Operations of hydrogenated diamond
8 metal-oxide-semiconductor field-effect transistors after annealing at 500 °C. J. Phys. D:
9 Appl. Phys. 2019, 52(31): 315104.

10 [23] Liu J, Teraji T, Da B, *et al.* Boron-doped diamond MOSFETs with high output
11 current and extrinsic transconductance. IEEE Tran. Electron Dev. 2021; 68(8):
12 3963-3967.

13 [24] Liu J, Teraji T, Da B, *et al.* Electrical property improvement for boron-doped
14 diamond metal-oxide-semiconductor field-effect transistors. Appl. Phys. Lett.
15 2024; 124(7): 072103.

16
17
18
19
20
21
22
23
24

1 **Figure captions**

2

3 **Figure 1.** (a) Schematic diagram for 2DHGs accumulation of the H-diamond channel
4 layer and (b) activation energies for diamond with the boron-doping,
5 phosphorus-doping, and nitrogen-doping.

6 **Figure 2.** (a) SEM images of the D-mode Al₂O₃/H-diamond and E-mode
7 LaAlO₃/Al₂O₃/H-diamond MOSFETs, respectively. (b) and (d) Schematic
8 cross-sectional structures of them, respectively.

9 **Figure 3.** (a) and (b) I_D - V_D characteristics for the Al₂O₃/H-diamond and
10 LaAlO₃/Al₂O₃/H-diamond MOSFETs, respectively. (c) and (d) I_D - V_{GS} and g_m - V_{GS}
11 characteristics for both MOSFETs, respectively.

12 **Figure 4.** (a) Surface morphology for E-mode H-diamond MOSFET NOT logic circuit,
13 (b) VTCs of the NOT logic circuit with the V_{DD} changing from -5.0 to -25.0 V, and (c)
14 the gain curve ($-dV_{out}/V_{in}$) derived from the VTCs.

15 **Figure 5.** (a) and (b) Top view and schematic diagram of the E-mode H-diamond
16 MOSFET NOR logic circuit, respectively. (c) V_{out} as functions of four V_{in} states of
17 logical (1, 1), logical (1, 0), logical (0, 1), and logical (0, 0) for the as-fabricated
18 E-mode H-diamond MOSFET NOR logic circuit.

19 **Figure 6.** (a) and (b) V_{out} as functions of input voltages for the E-mode H-diamond
20 MOSFET NOR logic circuit after annealing at 300 and 400 °C, respectively.

21 **Figure 7.** (a) SEM image and (b) schematic diagram of the boron-doped O-diamond
22 MOSFET, respectively. (c) and (d) I_D - V_D characteristics for as-fabricated and ex-situ
23 500 °C-annealed O-diamond MOSFETs, respectively.

24

1 **Figure 8.** (a) $-\sqrt{|I_D|}$ and (b) g_m as functions of V_{GS} for the B-diamond MOSFETs,
2 respectively.

3 **Figure 9.** (a) SEM image and (b) schematic diagram of the boron-doped O-diamond
4 MOSFET, respectively. (c) and (d) I_D-V_D characteristics for the O-diamond MOSFETs
5 working at RT and in-situ 300 °C annealing, respectively.

6 **Figure 10.** (a) and (b) I_D-V_{GS} characteristics for the O-diamond MOSFETs working at
7 RT and in-situ 300 °C annealing, respectively. (c) and (d) g_m-V_{GS} characteristics for the
8 O-diamond MOSFETs working at RT and in-situ 300 °C annealing, respectively.

9

10

11

12

13

14

15


16

17

18





19

20




1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13

Liu *et al.*, Figure 1




1
2
3
4
5
6
7
8
9
10
11
12

Liu *et al.*, Figure 2




1
2
3
4
5
6
7
8
9
10
11
12

Liu *et al.*, Figure 3




1
2
3
4
5
6
7
8
9
10
11
12
13

Liu *et al.*, Figure 4




1
2
3
4
5
6
7
8
9
10
11
12
13
14

Liu *et al.*, Figure 5




1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

Liu *et al.*, Figure 6




1
2
3
4
5
6
7
8
9
10
11
12

Liu *et al.*, Figure 7




1
2
3
4
5
6
7
8
9
10
11
12
13

Liu *et al.*, Figure 8



1
2
3
4
5
6
7

Liu *et al.*, Figure 9



1
2
3
4
5
6
7
8
9
10
11

Liu *et al.*, Figure 10