

1 **Electrical properties improvement for boron-doped diamond**
2 **metal-oxide-semiconductor field-effect transistors**

3

4 J. W. Liu,^{1, a)} T. Teraji,¹ B. Da,² and Y. Koide¹

5 *¹Research Center for Electronic and Optical Materials, National Institute for Materials*
6 *Science (NIMS), 1-1 Namiki, Tsukuba, Ibaraki 305-0044, Japan*

7 *²Research and Services Division of Materials Data and Integrated System, NIMS, 1-1*
8 *Namiki, Tsukuba, Ibaraki 305-0044, Japan*

9

10 ^{a)}Author to whom correspondence should be addressed; electronic
11 mail:liu.jiangwei@nims.go.jp

12

13

14

15

16

17

18

19

20

21

22

23

24

1 **Abstract**

2 High-performance boron-doped diamond (B-diamond) metal-oxide-semiconductor
3 field-effect transistors (MOSFETs) are fabricated by improving fabrication process and
4 device structures. Drain current maximum values for the B-diamond MOSFETs
5 working at room temperature (RT) and 300 °C are -1.2 and -10.9 mA/mm, respectively.
6 Both of them show on/off ratios higher than 10^9 and their extrinsic transconductance
7 maximum values are 29.0 and 215.7 $\mu\text{S}/\text{mm}$, respectively. These properties are better
8 than those of the previous reported values.

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

1 Diamond has been widely studied as a wide bandgap semiconductor for applications
2 in high-power, high-frequency, and high-temperature electronic devices because it
3 exhibits a high breakdown field, high carrier mobility, and high thermal conductivity.¹
4 *p*-type channel layers of hydrogen-terminated diamond (H-diamond),²⁻⁷
5 silicon-terminated diamond (Si-diamond),^{8,9} and boron-doped diamond
6 (B-diamond),¹⁰⁻¹⁴ are employed for the fabrication of high-performance diamond-based
7 metal-oxide-semiconductor field-effect transistors (MOSFETs).

8 For the H-diamond channel layer, two-dimensional hole gases are accumulated on
9 its surface with a sheet hole density of $\sim 10^{14} \text{ cm}^{-2}$.¹⁵ The hole accumulation is explained
10 by the transfer doping mechanism,¹⁶ where electrons are transferred from the diamond
11 to the surface negatively charged adsorbates. The H-diamond-based MOSFETs have
12 been fabricated with high drain current maximum ($I_{D,max}$, -1.35 A/mm), extrinsic
13 transconductance maximum ($g_{m,max}$, 206 mS/mm), cut-off frequency (70 GHz), and
14 on/off ratio ($>10^9$).²⁻⁷ However, their high-temperature performance has not been
15 satisfactory owing to the poor thermal stability of surface adsorbates.¹⁷

16 For the Si-diamond-based channel layer,^{8,9} the surface bonds of C-Si are similar
17 with those of the C-H on the H-diamond to generate the hole accumulation. In order to
18 enhance the properties of the Si-diamond-based MOSFETs, heavily B-doped selectively
19 layers (concentration: 10^{21} cm^{-3}) on the Si-diamond would be necessary. The
20 Si-diamond-based MOSFETs could work well at 300 and 400 °C with excellent $I_{D,max}$
21 and $g_{m,max}$ of -124 mA/mm and $4100 \text{ } \mu\text{S/mm}$, respectively.⁹ However, high-temperature
22 operation also degraded the electrical properties, such as on/off ratio decreased from 10^8
23 to 10^6 .

24 For the B-diamond channel layer,¹⁰⁻¹⁴ the activation energy (370 meV) of boron

1 dopants is higher than the thermal energy (26 meV) provided at room temperature (RT).
2 Its hole density is relatively low, and B-diamond-based MOSFETs exhibit low $I_{D,max}$ and
3 $g_{m,max}$ of -0.49 mA/mm and 18.7 μ S/mm, respectively.¹³ The B-diamond MOSFET has
4 good thermal stability after annealing at 500 °C with $I_{D,max}$ and $g_{m,max}$ of -0.6 mA/mm
5 and 21.4 μ S/mm, respectively.¹³ By employing the ozone precursor for the Al_2O_3 gate
6 oxide deposition, the Al_2O_3 /B-diamond interfacial quality has been improved and the
7 B-diamond MOSFET operate with on/off ratio higher than 10^8 .¹⁴

8 In order to further enhance the performance of the B-diamond MOSFETs, we are
9 currently putting more effort into improving the fabrication process and the device
10 structure. For demonstrating the performance of them at high-temperature, we have
11 investigated their electrical properties at 300 °C.

12 Figure 1 illustrates the fabrication process for the B-diamond MOSFETs. First,
13 Ib-type (100) diamond substrates were boiled in a solution of $H_2SO_4 + HNO_3$ at 300 °C
14 for 3 hours to clean the diamond surface [Fig. 1(a)]. The B-diamond epitaxial layer was
15 grown by microwave plasma-assisted chemical vapor deposition [Fig. 1(b)]. The
16 microwave power, temperature, and chamber pressure were kept at 1.4 kW, ~ 1000 °C,
17 and 18.6 kPa, respectively.¹⁸ The boron source was the residual boron in chamber from
18 the previous B-diamond growth. Flow rates for the source gases of H_2 and CH_4 were 49
19 and 1 sccm, respectively. Thickness and concentration of boron atoms for the
20 B-diamond epitaxial layer were measured by secondary ion mass spectroscopy to be
21 2650 nm and $\sim 10^{16}$ cm^{-3} , respectively. Acceptor concentration was deduced based on
22 the capacitance-voltage measurement to be 6.0×10^{14} cm^{-3} .

23 The B-diamond epitaxial layer was treated in the acid solution ($H_2SO_4 + HNO_3$) at
24 300 °C for 3 hours, changing its hydrogen surface to oxygen [Fig. 1(c)]. After

1 sequentially coating the B-diamond with a positive photoresist (LOR5A) followed by an
2 image reversal photoresist (AZ5214E) using a spin-coater, it was exposed and
3 developed using a DL-1000 scanning maskless lithography system and
4 tetramethylammonium hydroxide (TMAH) solution (concentration: 2.38%),
5 respectively. The spin speed and time for coating both photoresists were 7000 rpm and 1
6 second, respectively. The baking temperature and time for LOR5A were 180 °C and 5
7 minutes, and those for AZ5214E were 110 °C and 2 minutes, respectively. The
8 developing time in the TMAH solution was 2.0–2.5 minutes.

9 The source/drain electrodes consisting of a Ti/Au bilayer (10/150 nm) were
10 evaporated on the B-diamond by electron-gun evaporation system [Fig. 1(d)]. The
11 chamber pressure used for evaporating the Ti/Au bilayer was $\sim 10^{-6}$ Pa, and the
12 evaporation rates for the Ti and Au were 1 and 2 Å/s, respectively. They were annealed
13 at 550 °C for 20 minutes in an Ar atmosphere to form Ohmic contacts using a rapid
14 thermal annealing system [Fig. 1(e)]. An Al₂O₃ gate oxide was deposited by atomic
15 layer deposition at 200 °C using Al(CH₃)₃ and ozone precursors [Fig. 1(f)]. The gate
16 oxide thickness was approximately 26 nm. A Ti/Au (10/200 nm) bilayer was employed
17 as the gate electrode [Fig. 1(g)]. Then, the Al₂O₃ film was deposited again with
18 thickness of 20 nm to cover the surface of the sample [Fig. 1(h)], unlike our previous
19 reports.^{13,14} This Al₂O₃ cover layer is helpful to eliminate the surrounding environmental
20 effect and the edge leakage of electrodes for the B-diamond MOSFETs, which would
21 enhance their reliability and device performance.

22 Windows for accessing the electrodes were opened by etching the Al₂O₃ film using
23 a capacitively coupled plasma reactive-ion etching system in a CHF₃ + Ar atmosphere
24 [Fig. 1(i)]. The plasma power, chamber pressure, CHF₃ flow rate, and Ar flow rate were

1 100 W, 3.0 Pa, 10 sccm, and 40 sccm, respectively. The electrical properties were
2 measured using a Grail 10-5-LV-HTV prober system at RT and 300 °C.

3 Figures 2(a) and 2(b) shows a scanning electron microscopy image and schematic
4 diagram of the B-diamond MOSFET, respectively. The diameter for the drain electrode
5 is 299.6 μm . The gate width (W_G) can be calculated as 940.7 μm . The L_G is 2.6 μm . The
6 interspatial lengths for the gate-to-source and gate-to-drain electrodes are 5.8 and 4.6
7 μm , respectively. Comparing to our previous report (5.6/9.8/15.3 μm),¹³ all of them
8 have been shortened. This is benefit to decrease total on-resistance (R_{ON}) and to increase
9 $I_{D,max}$ for the B-diamond MOSFETs.

10 Figures 3(a) and 3(b) show the I_D as functions of drain voltage (V_D) for the
11 B-diamond MOSFETs working at RT and 300 °C, respectively. The gate-to-source
12 voltage (V_{GS}) varies from -20.0 to 78.0 V in steps of $+2.0$ V. They show good operations
13 with p -type characteristics. The $I_{D,max}$ for the B-diamond MOSFET working at RT is
14 -1.2 mA/mm. Although the boron doping and acceptor concentrations ($\sim 10^{16}$ cm^{-3} and
15 6.0×10^{14} cm^{-3}) for this B-diamond channel layer is lower than those ($\sim 10^{17}$ cm^{-3} and
16 2.9×10^{16} cm^{-3}) of the previous one,¹³ the $I_{D,max}$ is more than two times higher than that
17 of the reported value of -0.49 mA/mm. This is possibly attributed to the decrease of the
18 L_G and the interspatial lengths for the gate-to-source and gate-to-drain electrodes,
19 resulting in the reduction of the R_{ON} from 26.9 k Ω mm to 9.6 k Ω mm. At the working
20 temperature of 300 °C, the $I_{D,max}$ significantly increases to -10.9 mA/mm and the R_{ON}
21 decreases to 1.1 k Ω mm because of the activation of boron dopants at higher
22 temperature. The $I_{D,max}$ working at 300 °C is higher than that (~ 8 mA/mm) of the
23 B-diamond MOSFET working at 250 °C.¹²

24 Figures 4(a) and 4(b) show the I_D - V_{GS} characteristics for the B-diamond MOSFETs

1 working at RT and 300 °C, respectively. By linear extrapolation, threshold voltage (V_{TH})
 2 values for the MOSFETs at RT and 300 °C are determined to be 63.8 ± 0.1 and $31.2 \pm$
 3 0.1 V, respectively. The on/off ratios for both MOSFETs are higher than 10^9 . They are
 4 the highest comparing to the previous reports by now.¹⁰⁻¹⁴ The choosing of ozone
 5 precursors for the deposition of Al_2O_3 gate film¹³ and the covering of metal electrodes
 6 with Al_2O_3 layer lead to the improvement of Al_2O_3 /B-diamond interfacial quality and
 7 the suppression of electrode edge leakage. This is the possible reason for the better
 8 on/off ratios of the B-diamond MOSFETs.

9 Subthreshold voltage (SS) values for the MOSFETs working at RT and 300 °C are
 10 determined to be 315 and 570 mV/dec, respectively. Then, interfacial trapped charge
 11 density (D_{it}) of the Al_2O_3 /B-diamond can be calculated using Eq. (1).¹⁹

$$12 \quad SS = \frac{kT}{q} \ln(10) \left(1 + \frac{qD_{it}}{C_{ox}} \right), \quad (1)$$

13 where k , T , q , and C_{ox} are Boltzmann's constant (8.62×10^{-5} eV/K), working
 14 temperature, elementary charge (1.6×10^{-19} C), and oxide capacitance ($0.266 \mu\text{F}/\text{cm}^2$),¹⁴
 15 respectively. The D_{it} for the B-diamond MOSFET working at RT was calculated as 7.2
 16 $\times 10^{12}$ $\text{eV}^{-1} \text{cm}^{-2}$, which is better than that of the previous report value (1.1×10^{13} eV^{-1}
 17 cm^{-2}) that for the MOSFET without the electrode cover layer.¹⁴ At working temperature
 18 of 300 °C, the D_{it} increases to be 1.4×10^{13} $\text{eV}^{-1} \text{cm}^{-2}$. Figures 4 (c) and 4(d) show the
 19 g_m - V_{GS} characteristics for the B-diamond MOSFETs working at RT and 300 °C, and
 20 their $g_{m,max}$ values were 29.0 and 215.7 $\mu\text{S}/\text{mm}$, respectively.

21 Table 1 summarized electrical properties of the B-diamond MOSFETs working at
 22 RT, 250 °C, and 300 °C. The $I_{D,max}$, R_{ON} , on/off ratio, D_{it} , and $g_{m,max}$ in this work are
 23 improved comparing to the previous B-diamond MOSFETs.¹⁰⁻¹⁴ Although the on/off ratio

1 ($>10^9$) of the B-diamond-based MOSFET is better than that (10^6) of the
2 Si-diamond-based MOSFET at 300 °C, the $I_{D,max}$ (-10.9 mA/mm) and $g_{m,max}$ (215.7
3 $\mu\text{S/mm}$) are much lower than those of the latter of ~ 120 mA/mm and ~ 4000 $\mu\text{S/mm}$,
4 respectively.

5 There are several methods to further improve performance of the B-diamond
6 MOSFETs. One is to decrease the Ohmic contact resistance by choosing heavily
7 B-doping or ion implantation in the source/drain contact area. We can also try to improve
8 the structures of the B-diamond MOSFETs such as to further decrease the L_G and the
9 interspatial lengths between source/drain and gate electrodes for reducing the R_{ON} of the
10 MOSFETs or to fabricate the triple-gate fin-type MOSFETs to enhance the carriers
11 travelling at the same device area.²⁰

12 In this study, B-diamond MOSFETs have been fabricated and their operating
13 performance at RT and 300 °C has been investigated. The $I_{D,max}$, on/off ratio, and $g_{m,max}$
14 for the B-diamond MOSFET working at RT are -1.2 mA/mm, $>10^9$, and 29.0 $\mu\text{S/mm}$,
15 respectively. The B-diamond MOSFET still operates well at 300 °C with the above
16 properties of -10.9 mA/mm, $>10^9$, and 215.7 $\mu\text{S/mm}$, respectively. This study would
17 promote the development of diamond-based MOSFETs for high-temperature
18 applications.

19

20

21

22

23

1 This work is supported by the JSPS KAKENHI Projects (JP23K03966, 20H05661,
2 and JP20H00313), MEXT Q-LEAP (JPMXS0118068379), JST CREST (JPMJCR1773),
3 JST Moonshot R&D (JPMJMS2062), MIC R&D for construction of a global quantum
4 cryptography network (JPMI00316), and ARIM (JPMXP1223NM5006) of the Ministry
5 of Education, Culture, Sports, Science and Technology, Japan.

6
7 **Data Availability Statements**

8 The data that support the findings of this study are available from the corresponding
9 author upon reasonable request.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

1 **Table 1.** Summary of electrical properties of the B-diamond MOSFETs working at RT,
2 250 °C, and 300 °C.

Ref.	Tem.	$I_{D,max}$ (mA/mm)	R_{ON} (k Ω mm)	V_{TH} (V)	On/off ratio	D_{it} (eV ⁻¹ cm ⁻²)	$g_{m,max}$ (μ S/mm)
[10]	RT	-0.0019	>1000	7	$\sim 10^4$	-	~ 2
[11]	RT	-0.12	~ 200	>20	-	-	-
[12]	RT	-0.12	~ 80	35	$>10^5$	-	-
	250 °C	-8	~ 1.7	-	5×10^5	-	-
[13]	RT	-0.49	26.9	63.2	-	-	18.7
[14]	RT	-0.11	220	58.8	$>10^8$	1.1×10^{13}	4.1
This work	RT	-1.2	9.6	63.8	$>10^9$	7.2×10^{12}	29.0
	300 °C	-10.9	1.1	31.2	$>10^9$	1.4×10^{13}	215.7

3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

1 **References**

- 2 1. C. J. H. Wort and R. S Balmer, *Mater. Today* **11**, 22–28 (2008).
- 3 2. K. Hirama, H. Sato, Y. Harada, H. Yamamoto, and M. Kasu, *Jpn. J. Appl. Phys.* **51**,
4 090112 (2012).
- 5 3. H. Kawarada, T. Yamada, D. Xu, Y. Kitabayashi, M. Shibata, D. Matsumura, M.
6 Kobayashi, T. Saito, T. Kudo, M. Inaba, and A. Hiraiwa, *Proc. 28th Int. Symp. Power*
7 *Semiconductor Devices ICs (ISPSD)*, Prague, Czech Republic, June 2016.
- 8 4. J. Liu, H. Ohsato, M. Y. Liao, M. Imura, E. Watanabe, and Y. Koide, *IEEE Electron*
9 *Dev. Lett.* **38**, 922–925 (2017).
- 10 5. Z. Ren, J. Zhang, J. Zhang, C. Zhang, S. Xu, Y. Li, and Y. Hao, *IEEE Electron Dev.*
11 *Lett.* **34**, 786–789 (2017).
- 12 6. X. Yu, J. Zhou, C. Qi, Z. Cao, Y. Kong, and T. Chen, *IEEE Electron Dev. Lett.* **39**,
13 1373–1376 (2019).
- 14 7. W. Wang, Y. Wang, M. Zhang, R. Wang, G. Chen, X. Chang, F. Lin, F. Wen, K. Jia,
15 and H.-X. Wang, *IEEE Electron Dev. Lett.* **41**, 585–588 (2020).
- 16 8. W. Fei, T. Bi, M. Iwataki, S. Imanishi, and H. Kawarada, *Appl. Phys. Lett.* **116**,
17 212103 (2020).
- 18 9. T. Bi, Y. Chang, W. Fei, M. Iwataki, A. Morishita, Y. Fu, N. Niikura, and H.
19 Kawarada, *Carbon* **175**, 525-533 (2021).
- 20 10. T. T. Pham, J. Pernot, G. Perez, D. Eon, E. Gheeraert, and N. Rouger, *IEEE*
21 *Electron Dev. Lett.* **38**, 1571–1574 (2017).
- 22 11. T. T. Pham, M. Gutiérrez, C. Masante, N. Rouger, D. Eon, E. Gheeraert, D. Araújo,
23 and J. Pernot, *Appl. Phys. Lett.* **112**, 102103 (2018).
- 24 12. C. Masante, N. Rouger, and J. Pernot, *J. Phys. D: Appl. Phys.* **54**, 233002 (2021).

- 1 13. J. Liu, T. Teraji, B. Da and Y. Koide, *IEEE Tran. Electron Dev.* **68**, 3963–3967
2 (2021).
- 3 14. J. Liu, T. Teraji, B. Da and Y. Koide, *IEEE Tran. Electron Dev.* **70**, 2199–2203,
4 (2023).
- 5 15. H. Sato and M. Kasu, *Diam. Relat. Mater.* **31**, 47-49 (2013).
- 6 16. C. I. Pakes, J. A. Garrido, and H. Kawarada, *MRS Bulletin* **39**, 542–548 (2014).
- 7 17. J. Liu, H. Oosato, B. Da, T. Teraji, A. Kobayashi, H. Fujioka, and Y. Koide, *J. Phys.*
8 *D: Appl. Phys.* **52**, 315104 (2019).
- 9 18. T. Teraji, T. Yamamoto, K. Watanabe, Y. Koide, J. Isoya, S. Onoda, T. Ohshima, L.
10 J. Rogers, F. Jelezko, P. Neumann, J. Wrachtrup, and S. Koizumi, *Physica Status Solidi*
11 *A* **212**, 2365–2384 (2015).
- 12 19. S. M. Sze, *Physics of Semiconductor Devices*. New York, NY, USA: Wiley, 1981.
- 13 20. B. Huang, X. Bai, S. K. Lam, and K. K. Tsang, *Sci. Rep.* **8**, 3063 (2018).

14
15
16
17
18
19
20
21
22
23
24

1 **Figure captions**


2
3 **FIG. 1.** Fabrication process for B-diamond MOSFET: (a) Diamond cleaning, (b)
4 B-diamond growth, (c) acid treatment, (d) Ti/Au source/drain electrode formation, (e)
5 annealing to form Ohmic contact, (f) first time Al₂O₃ deposition for gate oxide, (g)
6 Ti/Au gate electrode formation, (h) second time Al₂O₃ deposition to cover the electrodes,
7 and (i) opening windows for the electrodes.

8
9 **FIG. 2.** (a) Scanning electron microscopy image and (b) schematic diagram of the
10 B-diamond MOSFET, respectively.

11
12 **FIG. 3.** (a) and (b) I_D-V_D characteristics for the B-diamond MOSFETs working at RT
13 and 300 °C, respectively.


14
15 **FIG. 4.** (a) and (b) I_D-V_{GS} characteristics for the B-diamond MOSFETs working at RT
16 and 300 °C, respectively . (c) and (d) g_m-V_{GS} characteristics for the B-diamond
17 MOSFETs working at RT and 300 °C, respectively .

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24




Liu *et al.*, Figure 1

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24




Liu *et al.*, Figure 2

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24



Liu *et al.*, Figure 3

1
2
3
4
5
6
7
8
9
10
11
12



Liu *et al.*, Figure 4